Nick Gasson
|
af8c08e6a7
|
Allow optional VHPI $finish implementation
|
2008-06-17 20:16:16 +01:00 |
|
Nick Gasson
|
d6193c1622
|
Add _Reg internal signal if output is registered
|
2008-06-13 12:34:27 +01:00 |
|
Nick Gasson
|
b8c1f9ab67
|
A system for linking ivl_signal_t to entities
|
2008-06-12 20:26:23 +01:00 |
|
Nick Gasson
|
234f73e7bf
|
Don't generate any output if there were errors
|
2008-06-04 21:03:36 +01:00 |
|
Nick Gasson
|
4bf2e1669d
|
Store packages required with entity rather than globally
Add parent link to architecture and process so code generators can push things higher up
$display now prints blank lines
|
2008-06-04 13:52:56 +01:00 |
|
Nick Gasson
|
fe80da362c
|
Collect required packages as compilation progresses
|
2008-06-03 19:14:47 +01:00 |
|
Nick Gasson
|
9292a087e8
|
Generate VHDL processes from Verilog processes
|
2008-06-02 16:17:01 +01:00 |
|
Nick Gasson
|
5cbd587833
|
Clean up generated objects
|
2008-05-31 16:08:57 +01:00 |
|
Nick Gasson
|
8189c4ee43
|
Generate VHDL entities and architectures for all module scopes
|
2008-05-31 15:28:25 +01:00 |
|
Nick Gasson
|
05de2f56b4
|
Dummy code for processes
|
2008-05-30 01:04:47 +01:00 |
|
Nick Gasson
|
e38494a10c
|
Pretty-print VHDL output
|
2008-05-29 16:24:16 +01:00 |
|
Nick Gasson
|
bfa2bfc8ae
|
Makefile and autoconf changes to build VHDL code generator
|
2008-05-28 17:17:39 +01:00 |