luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
3,851 Commits 23 Branches 234 Tags 41 MiB
Commit Graph

5 Commits

Author SHA1 Message Date
Stephen Williams a6bd1ff3ce Vector parts into reduction nets 
In rare cases, the reduction logic nodes may get vector part inputs.
This patch adds support for vector parts entering a reduction node.

Signed-off-by: Stephen Williams <steve@icarus.com>
 2007-07-22 21:52:28 -07:00
steve 1ef91f800f Forgot to invert nand output. 2006-05-01 20:47:03 +00:00
steve 81bfbd1549 Reduce steps to make logic output. 2006-05-01 18:44:08 +00:00
steve 7091915b73 Reduce vvp_vector4 copies by using const references. 2005-06-22 00:04:48 +00:00
steve 018014368b Add support for reduction logic gates. 2005-02-03 04:55:13 +00:00