9 lines
187 B
Coq
9 lines
187 B
Coq
|
// Check that declaring a net multiple times for a signal that was previously
|
||
|
|
// declared as a non-ANSI module port is an error.
|
||
|
|
|
||
|
|
module test(x);
|
||
|
|
input x;
|
||
|
|
wire x;
|
||
|
|
wire x;
|
||
|
|
endmodule
|