###############################################################################
# Created by write_sdc
###############################################################################
current_design sdc_test2
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk1 -period 10.0000 [get_ports {clk1}]
create_clock -name clk2 -period 20.0000 [get_ports {clk2}]
create_clock -name vclk -period 8.0000 
set_input_delay 2.0000 -clock [get_clocks {clk1}] -add_delay [get_ports {in1}]
set_input_delay 2.0000 -clock [get_clocks {clk1}] -add_delay [get_ports {in2}]
set_input_delay 2.0000 -clock [get_clocks {clk2}] -add_delay [get_ports {in3}]
set_output_delay 3.0000 -clock [get_clocks {clk1}] -add_delay [get_ports {out1}]
set_output_delay 3.0000 -clock [get_clocks {clk2}] -add_delay [get_ports {out2}]
group_path -name grp_a\
    -from [get_ports {in1}]\
    -to [list [get_ports {out1}]\
           [get_ports {out2}]]
group_path -name grp_inst\
    -from [get_ports {in1}]\
    -through [get_cells {and1}]\
    -to [get_ports {out2}]
group_path -name grp_thru\
    -from [get_ports {in1}]\
    -through [get_pins {buf1/Z}]\
    -to [get_ports {out1}]
group_path -name grp_net\
    -from [get_ports {in2}]\
    -through [get_nets {n2}]\
    -to [get_ports {out1}]
group_path -default\
    -from [get_ports {in3}]\
    -to [list [get_ports {out1}]\
           [get_ports {out2}]]
set_multicycle_path -hold\
    -from [list [get_ports {in1}]\
           [get_ports {in2}]]\
    -to [get_ports {out2}] 2
set_multicycle_path -setup\
    -rise_from [get_clocks {clk1}]\
    -to [get_clocks {clk2}] 2
set_multicycle_path -setup\
    -from [get_clocks {clk1}]\
    -fall_to [get_clocks {clk2}] 3
set_multicycle_path -setup\
    -from [get_ports {in1}]\
    -to [get_ports {out2}] 3
set_multicycle_path -setup -start\
    -from [get_ports {in2}]\
    -to [get_ports {out2}] 4
set_min_delay\
    -from [get_ports {in2}]\
    -to [get_ports {out1}] 2.0000
set_max_delay\
    -from [get_ports {in1}]\
    -to [get_ports {out1}] 8.0000
set_max_delay\
    -from [get_ports {in1}]\
    -through [get_nets {n1}]\
    -to [get_ports {out1}] 6.0000
set_max_delay\
    -from [get_ports {in3}]\
    -through [get_cells {or1}]\
    -to [get_ports {out2}] 7.0000
set_false_path -hold\
    -from [get_clocks {clk2}]\
    -to [get_clocks {clk1}]
set_false_path -setup\
    -from [get_clocks {clk1}]\
    -to [get_clocks {clk2}]
set_false_path\
    -from [get_ports {in1}]\
    -to [get_ports {out1}]
set_false_path\
    -from [get_ports {in1}]\
    -through [get_pins {buf1/Z}]\
    -through [get_nets {n3}]\
    -through [get_pins {nand1/ZN}]\
    -to [get_ports {out1}]
set_false_path\
    -from [get_ports {in2}]\
    -rise_to [get_ports {out1}]
set_false_path\
    -from [get_ports {in2}]\
    -fall_to [get_ports {out2}]
set_false_path\
    -from [get_ports {in2}]\
    -rise_through [get_pins {and1/ZN}]\
    -fall_through [get_pins {nand1/ZN}]\
    -to [get_ports {out1}]
set_false_path\
    -rise_from [get_ports {in3}]\
    -to [get_ports {out1}]
set_false_path\
    -fall_from [get_ports {in3}]\
    -to [get_ports {out2}]
###############################################################################
# Environment
###############################################################################
###############################################################################
# Design Rules
###############################################################################