

# OpenSTA

## Table of Contents

Command Line Arguments.....	1
Example Command Scripts.....	1
Timing Analysis using SDF.....	2
Timing Analysis with Multiple Process Corners.....	2
Power Analysis.....	2
TCL Interpreter.....	3
Debugging Timing.....	4
No paths found.....	4
No path reported an endpoint.....	5
Commands.....	6
Filter Expressions.....	78
Variables.....	79

## Command Line Arguments

The command line arguments for sta are shown below.

```
sta
  -help           show help and exit
  -version        show version and exit
  -no_init        do not read ~/.sta
  -no_splash      do not print the splash message
  -threads count|max use count threads
  -exit           exit after reading cmd_file
  cmd_file        source cmd_file
```

When OpenSTA starts up, commands are first read from the user initialization file `~/.sta` if it exists. If a TCL command file `cmd_file` is specified on the command line, commands are read from the file and executed before entering an interactive TCL command interpreter. If `-exit` is specified the application exits after reading `cmd_file`. Use the TCL `exit` command to exit the application. The `-threads` option specifies how many parallel threads to use. Use `-threads max` to use one thread per processor.

## Example Command Scripts

To read a design into OpenSTA use the `read_liberty` command to read Liberty library files. Next, read hierarchical structural Verilog files with the `read_verilog` command. The `link_design` command links the Verilog to the Liberty timing cells. Any number of Liberty and Verilog files can be read before linking the design.

Delays used for timing analysis are calculated using the Liberty timing models. If no parasitics are read only the pin capacitances of the timing models are used in delay calculation. Use the `read_spef` command to read parasitics from an extractor, or `read_sdf` to use delays calculated by an external delay calculator.

Timing constraints can be entered as TCL commands or read using the `read_sdc` command.

The units used by OpenSTA for all command arguments and reports are taken from the first Liberty file that is read. Use the `set_cmd_units` command to override the default units.

## Timing Analysis using SDF

A sample command file that reads a library and a Verilog netlist and reports timing checks is shown below.

```
read_liberty example1_slow.lib
read_verilog example1.v
link_design top
read_sdf example1.sdf
create_clock -name clk -period 10 {clk1 clk2 clk3}
set_input_delay -clock clk 0 {in1 in2}
report_checks
```

This example can be found in examples/sdf\_delays.tcl.

## Timing Analysis with Multiple Process Corners

An example command script using three process corners and +/-10% min/max derating is shown below.

```
define_corners wc typ bc
read_liberty -corner wc example1_slow.lib
read_liberty -corner typ example1_typ.lib
read_liberty -corner bc example1_fast.lib
read_verilog example1.v
link_design top
set_timing_derate -early 0.9
set_timing_derate -late 1.1
create_clock -name clk -period 10 {clk1 clk2 clk3}
set_input_delay -clock clk 0 {in1 in2}
report_checks -path_delay min_max
report_checks -corner typ
```

This example can be found in examples/spef\_parasitics.tcl. Other examples can be found in the examples directory.

## Power Analysis

OpenSTA also supports static power analysis with the report\_power command. Probabalistic switching activities are propagated from the input ports to determine switching activities for internal pins.

```
read_liberty sky130hd_tt.lib
read_verilog gcd_sky130hd.v
link_design gcd
read_sdc gcd_sky130hd.sdc
read_spef gcd_sky130hd.spef
set_power_activity -input -activity 0.1
set_power_activity -input_port reset -activity 0
report_power
```

In this example the activity for all inputs is set to 0.1, and then the activity for the reset signal is set to zero because it does not switch during steady state operation.

Group	Internal Power	Switching Power	Leakage Power	Total Power (Watts)	
Sequential	3.27e-04	7.87e-05	2.96e-10	4.06e-04	36.4%
Combinational	2.34e-04	3.10e-04	6.95e-10	5.43e-04	48.7%
Clock	4.68e-05	1.20e-04	2.30e-11	1.67e-04	15.0%
Macro	0.00e+00	0.00e+00	0.00e+00	0.00e+00	0.0%
Pad	0.00e+00	0.00e+00	0.00e+00	0.00e+00	0.0%
<b>Total</b>	<b>6.07e-04</b>	<b>5.09e-04</b>	<b>1.01e-09</b>	<b>1.12e-03</b>	<b>100.0%</b>
	54.4%	45.6%	0.0%		

This example can be found in `examples/power.tcl`.

Gate level simulation results can be used to get a more accurate power estimate. For example, the Icarus verilog simulator can be used to run the the test bench `examples/gcd_tb.v` for the gcd design in the previous example.

```
iverilog -o gcd_tb gcd_tb.v
vvp gcd_tb
```

The test bench writes the VCD (Value Change Data) file `gcd_sky130hd.vcd` which can then be read with the `read_vcd` command.

```
read_liberty sky130hd_tt.lib
read_verilog gcd_sky130hd.v
link_design gcd
read_sdc gcd_sky130hd.sdc
read_spef gcd_sky130hd.spef
read_vcd -scope gcd_tb/gcd1 gcd_sky130hd.vcd.gz
report_power
```

This example can be found in `examples/power_vcd.tcl`.

Note that in this simple example design simulation based activities does not significantly change the results.

## TCL Interpreter

Keyword arguments to commands may be abbreviated. For example,

```
report_checks -unique
```

is equivalent to the following command.

```
report_checks -unique_paths_to_endpoint
```

The help command lists matching commands and their arguments.

```
> help report*
report_annotated_check [-setup] [-hold] [-recovery] [-removal] [-nochange]
[-width] [-period] [-max_skew] [-max_lines lines] [-
```

```

list_annotated]group_path_count
  [-list_not_annotated] [-constant_arcs]
report_annotated_delay [-cell] [-net] [-from_in_ports] [-to_out_ports]
  [-max_lines lines] [-list_annotated] [-list_not_annotated] [-constant_arcs]
report_arrival pin
report_check_types [-violators] [-verbose] [-corner corner]
  [-format slack_only|end] [-max_delay] [-min_delay] [-recovery] [-removal]
  [-clock_gating_setup] [-clock_gating_hold] [-max_slew] [-min_slew]
  [-max_fanout] [-min_fanout] [-max_capacitance] [-min_capacitance]
  [-min_pulse_width] [-min_period] [-max_skew] [-net net] [-digits digits]
  [-no_line_splits] [> filename] [>> filename]
report_checks [-from from_list|-rise_from from_list|-fall_from from_list]
  [-through through_list|-rise_through through_list|-fall_through
through_list]
  [-to to_list|-rise_to to_list|-fall_to to_list] [-unconstrained]
  [-path_delay min|min_rise|min_fall|max|max_rise|max_fall|min_max]
  [-corner corner] [-group_path_count path_count]
  [-endpoint_path_count path_count]
  [-unique_paths_to_endpoint] [-slack_max slack_max] [-slack_min slack_min]
  [-sort_by_slack] [-path_group group_name]
  [-format full|full_clock|full_clock_expanded|short|end|summary]
...

```

Many reporting commands support redirection of the output to a file much like a Unix shell.

```

report_checks -to out1 > path.log
report_checks -to out2 >> path.log

```

## Debugging Timing

Here are some guidelines for debugging your design if static timing does not report any paths, or does not report the expected paths.

Debugging timing problems generally involves using the following commands to follow the propagation of arrival times from a known arrival downstream to understand why the arrival times are not propagating:

```

report_edges
report_arrivals
report_net

```

`report_edges -from` can be used to walk forward and `report_edges -to` to walk backward in the netlist/timing graph. `report_arrivals` shows the min/max rise/fall arrival times with respect to each clock that has a path to the pin. `report_net` shows connections to a net across hierarchy levels.

### No paths found

The `report_checks` command only reports paths that are constrained by timing checks or SDC commands such as `set_output_delay`. If the design has only combinational logic (no registers or latches), there are no timing checks, so no paths are reported. Use the `-unconstrained` option to `report_checks` to see unconstrained paths.

```
% report_checks -unconstrained
```

If the design is sequential (has registers or latches) and no paths are reported, it is likely that there is a problem with the clock propagation. Check the timing at an register in the design with the `report_arrivals` command.

```
% report_arrivals r1/CP
  (clk ^) r 0.00:0.00 f INF:-INF
  (clk v) r INF:-INF f 5.00:5.00
```

In this example the rising edge of the clock "clk" causes the rising arrival min:max time at 0.00, and the falling edge arrives at 5.00. Since the rising edge of the clock causes the rising edge of the register clock pin, the clock path is positive unate.

The clock path should be positive or negative unate. Something is probably wrong with the clock network if it is non-unate. A non-unate clock path will report arrivals similar to the following:

```
% report_arrivals r1/CP
  (clk ^) r 0.00:0.00 f 0.00:0.00
  (clk v) r 5.00:5.00 f 5.00:5.00
```

Notice that each clock edge causes both rise and fall arrivals at the register clock pin.

If there are no paths to the register clock pin, nothing is printed. Use the `report_edges -to` command to find the gate driving the clock pin.

```
% report_edges -to r1/CP
i1/ZN -> CP wire
  ^ -> ^ 0.00:0.00
  v -> v 0.00:0.00
```

This shows that the gate/pin i1/ZN is driving the clock pin. The `report_edges -to` command can be used to walk backward or forward through the netlist one gate/net at a time. By checking the arrivals with the `report_arrival` command you can determine where the path is broken.

## No path reported an endpoint

In order for a timing check to be reported, there must be an arrival time at the data pin (the constrained pin) as well as the timing check clock pin. If `report_checks -to` a register input does not report any paths, check that the input is constrained by a timing check with `report_edges -to`.

```
% report_edges -to r1/D
CP -> D hold
  ^ -> ^ -0.04:-0.04
  ^ -> v -0.03:-0.03
CP -> D setup
  ^ -> ^ 0.09:0.0
  ^ -> v 0.08:0.08
in1 -> D wire
  ^ -> ^ 0.00:0.00
  v -> v 0.00:0.00
```

This reports the setup and hold checks for the D pin of r1.

Next, check the arrival times at the D and CP pins of the register with `report_arrivals`.

```
% report_arrivals r1/D
  (clk1 ^) r 1.00:1.00 f 1.00:1.00
% report_arrivals r1/CP
  (clk1 ^) r 0.00:0.00 f INF:-INF
  (clk1 v) r INF:-INF f 5.00:5.00
```

If there are no arrivals on an input port of the design, use the `set_input_delay` command to specify the arrival times on the port.

## Commands

---

### `all_clocks`

The `all_clocks` command returns a list of all clocks that have been defined.

---

#### `all_inputs` [-no\_clocks]

`-no_clocks` Exclude inputs defined as clock sources.

The `all_inputs` command returns a list of all input and bidirect ports of the current design.

---

### `all_outputs`

The `all_outputs` command returns a list of all output and bidirect ports of the design.

---

#### `all_registers` [-clock *clock\_names*] [-cells | -data\_pins | -clock\_pins | -async\_pins | -output\_pins] [-level\_sensitive] [-edge\_triggered]

`-clock clock_names` A list of clock names. Only registers clocked by these clocks are returned.

`-cells` Return a list of register instances.

`-data_pins` Return the register data pins.

`-clock_pins` Return the register clock pins.

`-async_pins` Return the register set/clear pins.

`-output_pins` Return the register output pins.

`-level_sensitive` Return level-sensitive latches.

`-edge_triggered` Return edge-triggered registers.

The `all_registers` command returns a list of register instances or register pins in the design. Options allow the list of registers to be restricted in various ways. The `-clock` keyword restricts the registers to those that are

clocked by a set of clocks. The `-cells` option returns the list of registers or latches (the default). The `--data_pins`, `-clock_pins`, `-async_pins` and `-output_pins` options cause `all_registers` to return a list of register pins rather than instances.

---

<b>check_setup</b>	<code>[-verbose]</code> <code>[-unconstrained_endpoints]</code> <code>[-multiple_clock]</code> <code>[-no_clock]</code> <code>[-no_input_delay]</code> <code>[-loops]</code> <code>[-generated_clocks]</code> <code>[&gt; <i>filename</i>]</code> <code>[&gt;&gt; <i>filename</i>]</code>
<code>-verbose</code>	Show offending objects rather than just error counts.
<code>-unconstrained_endpoints</code>	Check path endpoints for timing constraints (timing check or <code>set_output_delay</code> ).
<code>-multiple_clock</code>	Check register/latch clock pins for multiple clocks.
<code>-no_clock</code>	Check register/latch clock pins for a clock.
<code>-no_input_delay</code>	Check for inputs that do not have a <code>set_input_delay</code> command.
<code>-loops</code>	Check for combinational logic loops.
<code>-generated_clocks</code>	Check that generated clock source pins have been defined as clocks.

The `check_setup` command performs sanity checks on the design. Individual checks can be performed with the keywords. If no check keywords are specified all checks are performed. Checks that fail are reported as warnings. If no checks fail nothing is reported. The command returns 1 if there are no warnings for use in scripts.

---

<b>connect_pin</b>	<i>net</i> <i>port pin</i>
<i>net</i>	A net to add connections to.
<i>port</i>	A port to connect to <i>net</i> .
<i>Pin</i>	A pin to connect to <i>net</i> .

The `connect_pin` command connects a port or instance pin to a net.

---

<b>create_clock</b>	<code>-period <i>period</i> [-name <i>clock_name</i>] [-waveform <i>edge_list</i>] [-add] [<i>pin_list</i>]</code>
<code>-period <i>period</i></code>	The clock period.
<code>-name <i>clock_name</i></code>	The name of the clock.
<code>-waveform <i>edge_list</i></code>	A list of edge rise and fall time.
<code>-add</code>	Add this clock to the clocks on <i>pin_list</i> .
<code><i>pin_list</i></code>	A list of pins driven by the clock.

The `create_clock` command defines the waveform of a clock used by the design.

If no *pin\_list* is specified the clock is *virtual*. A virtual clock can be referred to by name in input arrival and departure time commands but is not attached to any pins in the design.

If no clock name is specified the name of the first pin is used as the clock name.

If a waveform is not specified the clock rises at zero and falls at half the clock period. The waveform is a list with time the clock rises as the first element and the time it falls as the second element.

If a clock is already defined on a pin the clock is redefined using the new clock parameters. If multiple clocks drive the same pin, use the `-add` option to prevent the existing definition from being overwritten.

The following command creates a clock with a period of 10 time units that rises at time 0 and falls at 5 time units on the pin named `clk1`.

```
create_clock -period 10 clk1
```

The following command creates a clock with a period of 10 time units that is high at time zero, falls at time 2 and rises at time 8. The clock drives three pins named `clk1`, `clk2`, and `clk3`.

```
create_clock -period 10 -waveform {8 2} -name clk {clk1 clk2 clk3}
```

---

<b>create_generated_clock</b>	<code>[-name <i>clock_name</i>]        -source <i>master_pin</i>        [-master_clock <i>master_clock</i>]        [-divide_by <i>divisor</i>]        [-multiply_by <i>multiplier</i>]        [-duty_cycle <i>duty_cycle</i>]        [-invert]        [-edges <i>edge_list</i>]        [-edge_shift <i>shift_list</i>]        [-add]  <i>pin_list</i> </code>
<code>-name <i>clock_name</i></code>	The name of the generated clock.
<code>-source <i>master_pin</i></code>	A pin or port in the fanout of the master clock that is the source of the generated clock.
<code>-master_clock <i>master_clock</i></code>	Use <code>-master_clock</code> to specify which source clock to use when multiple clocks are present on <i>master_pin</i> .
<code>-divide_by <i>divisor</i></code>	Divide the master clock period by <i>divisor</i> .
<code>-multiply_by <i>multiplier</i></code>	Multiply the master clock period by <i>multiplier</i> .
<code>-duty_cycle <i>duty_cycle</i></code>	The percent of the period that the generated clock is high (between 0 and 100).
<code>-invert</code>	Invert the master clock.
<code>-edges <i>edge_list</i></code>	List of master clock edges to use in the generated clock. Edges are numbered from 1. <i>edge_list</i> must be 3 edges long.
<code>-edge_shift <i>shift_list</i></code>	Not supported.
<code>-add</code>	Add this clock to the existing clocks on <i>pin_list</i> .
<i>pin_list</i>	A list of pins driven by the generated clock.

The `create_generated_clock` command is used to generate a clock from an existing clock definition. It is used to model clock generation circuits such as clock dividers and phase locked loops.

The `-divide_by`, `-multiply_by` and `-edges` arguments are mutually exclusive.

The `-multiply_by` option is used to generate a higher frequency clock from the source clock. The period of the generated clock is divided by *multiplier*. The clock *multiplier* must be a positive integer. If a duty cycle is specified the generated clock rises at zero and falls at period \* *duty\_cycle* / 100. If no duty cycle is specified the source clock edge times are divided by *multiplier*.

The `-divide_by` option is used to generate a lower frequency clock from the source clock. The clock *divisor* must be a positive integer. If the clock divisor is a power of two the source clock period is multiplied by *divisor*, the clock rise time is the same as the source clock, and the clock fall edge is one half period later. If the clock divisor is not a power of two the source clock waveform edge times are multiplied by *divisor*.

The `-edges` option forms the generated clock waveform by selecting edges from the source clock waveform.

If the `-invert` option is specified the waveform derived above is inverted.

If a clock is already defined on a pin the clock is redefined using the new clock parameters. If multiple clocks drive the same pin, use the `-add` option to prevent the existing definition from being overwritten.

In the example show below generates a clock named `gclk1` on register output pin `r1/Q` by dividing it by four.

```
create_clock -period 10 -waveform {1 8} clk1
create_generated_clock -name gclk1 -source clk1 -divide_by 4 r1/Q
```

The generated clock has a period of 40, rises at time 1 and falls at time 21.

In the example shown below the duty cycle is used to define the derived clock waveform.

```
create_generated_clock -name gclk1 -source clk1 -duty_cycle 50 \
                      -multiply_by 2 r1/Q
```

The generated clock has a period of 5, rises at time .5 and falls at time 3.

In the example shown below the first, third and fifth source clock edges are used to define the derived clock waveform.

```
create_generated_clock -name gclk1 -source clk1 -edges {1 3 5} r1/Q
```

The generated clock has a period of 20, rises at time 1 and falls at time 11.

---

<b>create_voltage_area</b>	<code>[-name <i>name</i>] [-coordinate <i>coordinates</i>] [-guard_band_x <i>guard_x</i>] [-guard_band_y <i>guard_y</i>] <i>cells</i></code>
----------------------------	--

This command is parsed and ignored by timing analysis.

---

<b>current_design</b>	<code>[<i>design</i>]</code>
-----------------------	------------------------------

---

<b>current_instance</b>	<code>[<i>instance</i>]</code>
-------------------------	--------------------------------

---

*instance* Not supported.

---

**define\_corners** *corner1* [*corner2*]...

*corner* The name of a delay calculation corner.

Use the `define_corners` command to define the names of multiple process/temperature/voltage corners. The `define_corners` command must follow `set_operating_conditions -analysis_type` and precede any reference to the corner names and can only appear once in a command file. There is no support for re-defining corners.

For analysis type `single`, each corner has one delay calculation result and early/late path arrivals. For analysis type `best_case/worst_case` and `on_chip_variation`, each corner has min/max delay calculation results and early/late path arrivals.

---

**delete\_clock** [-all] *clocks*

*clocks* A list of clocks to remove.

---

**delete\_from\_list** *list objects*

*list* A list of objects.

*objects* A list of objects to delete from list.

---

**delete\_generated\_clock** [-all] *clocks*

*clocks* A list of generated clocks to remove.

---

**delete\_instance** *instance*

*instance* Instance to delete.

The network editing command `delete_instance` removes an instance from the design.

---

**delete\_net** *net*

*net* Net to delete.

The network editing command `delete_net` removes a net from the design.

---

**disconnect\_pin** *net*  
*port* | *pin* | -all

*net* The net to disconnect pins from.

*port* A port to connect to *net*.

*pin* A pin to connect to *net*.

-all Disconnect all pins from the net.

Disconnects a port or pin from a net. Parasitics connected to the pin are deleted.

---

**elapsed\_run\_time**

Returns the total clock run time in seconds as a float.

---

<b>find_timing_paths</b>	<ul style="list-style-type: none"> <li>[-from <i>from_list</i></li> <li>   -rise_from <i>from_list</i></li> <li>   -fall_from <i>from_list</i>]</li> <li>[-through <i>through_list</i></li> <li>   -rise_through <i>through_list</i></li> <li>   -fall_through <i>through_list</i>]</li> <li>[-to <i>to_list</i></li> <li>   -rise_to <i>to_list</i></li> <li>   -fall_to <i>to_list</i>]</li> <li>[-unconstrained]</li> <li>[-path_delay min min_rise min_fall</li> <li>   max max_rise max_fall</li> <li>   min_max]</li> <li>[-group_path_count <i>path_count</i>]</li> <li>[-endpoint_path_count <i>endpoint_path_count</i>]</li> <li>[-unique_paths_to_endpoint]</li> <li>[-corner <i>corner</i>]</li> <li>[-slack_max <i>max_slack</i>]</li> <li>[-slack_min <i>min_slack</i>]</li> <li>[-sort_by_slack]</li> <li>[-path_group <i>groups</i>]</li> </ul>
-from <i>from_list</i>	Return paths from a list of clocks, instances, ports, register clock pins, or latch data pins.
-rise_from <i>from_list</i>	Return paths from the rising edge of clocks, instances, ports, register clock pins, or latch data pins.
-fall_from <i>from_list</i>	Return paths from the falling edge of clocks, instances, ports, register clock pins, or latch data pins.
-through <i>through_list</i>	Return paths through a list of instances, pins or nets.
-rise_through <i>through_list</i>	Return rising paths through a list of instances, pins or nets.
-fall_through <i>through_list</i>	Return falling paths through a list of instances, pins or nets.
-to <i>to_list</i>	Return paths to a list of clocks, instances, ports or pins.
-rise_to <i>to_list</i>	Return rising paths to a list of clocks, instances, ports or pins.
-fall_to <i>to_list</i>	Return falling paths to a list of clocks, instances, ports or pins.
-unconstrained	Report unconstrained paths also.
-path_delay min	Return min path (hold) checks.

---

<code>-path_delay min_rise</code>	Return min path (hold) checks for rising endpoints.
<code>-path_delay min_fall</code>	Return min path (hold) checks for falling endpoints.
<code>-path_delay max</code>	Return max path (setup) checks.
<code>-path_delay max_rise</code>	Return max path (setup) checks for rising endpoints.
<code>-path_delay max_fall</code>	Return max path (setup) checks for falling endpoints.
<code>-path_delay min_max</code>	Return max and max path (setup and hold) checks.
<code>-group_path_count</code> <i>path_count</i>	The number of paths to return in each path group.
<code>-endpoint_path_count</code> <i>endpoint_path_count</i>	The number of paths to return for each endpoint.
<code>-unique_paths_to_endpoint</code>	Return multiple paths to an endpoint that traverse different pins without showing multiple paths with different rise/fall transitions.
<code>-corner corner</code>	Return paths for one process corner.
<code>-slack_max max_slack</code>	Return paths with slack less than <i>max_slack</i> .
<code>-slack_min min_slack</code>	Return paths with slack greater than <i>min_slack</i> .
<code>-sort_by_slack</code>	Sort paths by slack rather than slack within path groups.
<code>-path_group groups</code>	Return paths in path groups. Paths in all groups are returned if this option is not specified.

The `find_timing_paths` command returns a list of path objects for scripting. Use the `get_property` function to access properties of the paths.

---

<code>get_cells</code>	<code>[-hierarchical]</code> <code>[-hsc separator]</code> <code>[-filter expr]</code> <code>[-regexp]</code> <code>[-nocase]</code> <code>[-quiet]</code> <code>[-of_objects objects]</code> <code>[patterns]</code>
<code>-hierarchical</code>	Searches hierarchy levels below the current instance for matches.

---

<code>-hsc separator</code>	Character to use to separate hierarchical instance names in <i>patterns</i> .
<code>-filter expr</code>	A filter expression of the form $"property==value"$ where <i>property</i> is a property supported by the <code>get_property</code> command. See the section “Filter Expressions” for additional forms.
<code>-regexp</code>	Use regular expression matching instead of glob pattern matching.
<code>-nocase</code>	Ignore case when matching. Only valid with <code>-regexp</code> .
<code>-quiet</code>	Do not warn if no matches are found.
<code>-of_objects objects</code>	The name of a pin or net, a list of pins returned by <code>get_pins</code> , or a list of nets returned by <code>get_nets</code> . The <code>-hierarchical</code> option cannot be used with <code>-of_objects</code> .
<i>patterns</i>	A list of instance name patterns.

The `get_cells` command returns a list of all cell instances that match *patterns*.

---

<b>get_clocks</b>	<code>[-regexp] [-nocase] [-filter expr] [-quiet] <i>patterns</i></code>
<code>-regexp</code>	Use regular expression matching instead of glob pattern matching.
<code>-nocase</code>	Ignore case when matching. Only valid with <code>-regexp</code> .
<code>-filter expr</code>	A filter expression of the form $"property==value"$ where <i>property</i> is a property supported by the <code>get_property</code> command. See the section “Filter Expressions” for additional forms.
<code>-quiet</code>	Do not warn if no matches are found.
<i>patterns</i>	A list of clock name patterns.

The `get_clocks` command returns a list of all clocks that have been defined.

---

<b>get_fanin</b>	<code>-to <i>sink_list</i></code> [-flat] [-only_cells] [-startpoints_only] [-levels <i>level_count</i> ] [-pin_levels <i>pin_count</i> ] [-trace_arcs timing enabled all]
<code>-to <i>sink_list</i></code>	List of pins, ports, or nets to find the fanin of. For nets, the fanin of driver pins on the nets are returned.
<code>-flat</code>	With -flat pins in the fanin at any hierarchy level are returned. Without -flat only pins at the same hierarchy level as the sinks are returned.
<code>-only_cells</code>	Return the instances connected to the pins in the fanin.
<code>-startpoints_only</code>	Only return pins that are startpoints.
<code>-level <i>level_count</i></code>	Only return pins within <i>level_count</i> instance traversals.
<code>-pin_levels <i>pin_count</i></code>	Only return pins within <i>pin_count</i> pin traversals.
<code>-trace_arcs timing</code>	Only trace through timing arcs that are not disabled.
<code>-trace_arcs enabled</code>	Only trace through timing arcs that are not disabled.
<code>-trace_arcs all</code>	Trace through all arcs, including disabled ones.

The `get_fanin` command traverses the design from *sink\_list* pins, ports or nets backwards and return the fanin pins or instances.

---

<b>get_fanout</b>	<code>-from <i>source_list</i></code> [-flat] [-only_cells] [-endpoints_only] [-levels <i>level_count</i> ] [-pin_levels <i>pin_count</i> ] [-trace_arcs timing enabled all]
<code>-from <i>source_list</i></code>	List of pins, ports, or nets to find the fanout of. For nets, the fanout of load pins on the nets are returned.
<code>-flat</code>	With -flat pins in the fanin at any hierarchy level are returned. Without -flat only pins at the same hierarchy level as the sinks are returned.
<code>-only_cells</code>	Return the instances connected to the pins in the fanout.

---

<code>-endpoints_only</code>	Only return pins that are endpoints.
<code>-level <i>level_count</i></code>	Only return pins within <i>level_count</i> instance traversals.
<code>-pin_levels <i>pin_count</i></code>	Only return pins within <i>pin_count</i> pin traversals.
<code>-trace_arcs <i>timing</i></code>	Only trace through timing arcs that are not disabled.
<code>-trace_arcs <i>enabled</i></code>	Only trace through timing arcs that are not disabled.
<code>-trace_arcs <i>all</i></code>	Trace through all arcs, including disabled ones.

The `get_fanout` command traverses the design from *source\_list* pins, ports or nets backwards and return the fanout pins or instances.

---

<code>get_full_name</code>	<i>object</i>
<i>object</i>	A library, cell, port, instance, pin or timing arc object.

Return the name of *object*. Equivalent to `[get_property object full_name]`.

---

<code>get_lib_cells</code>	<code>[-of_objects <i>objects</i>] [-hsc <i>separator</i>] [-filter <i>expr</i>] [-regexp] [-nocase] [-quiet] <i>patterns</i></code>
<code>-of_objects <i>objects</i></code>	A list of instance objects.
<code>-hsc <i>separator</i></code>	Character that separates the library name and cell name in <i>patterns</i> . Defaults to '/'.
<code>-filter <i>expr</i></code>	A filter expression of the form <code><i>property==value</i></code> where <i>property</i> is a property supported by the <code>get_property</code> command. See the section "Filter Expressions" for additional forms.
<code>-regexp</code>	Use regular expression matching instead of glob pattern matching.
<code>-nocase</code>	Ignore case when matching. Only valid with <code>-regexp</code> .

---

---

<code>-quiet</code>	Do not warn if no matches are found.
<code>patterns</code>	A list of library cell name patterns of the form <code>library_name/cell_name</code> .

The `get_lib_cells` command returns a list of library cells that match *pattern*. The library name can be prepended to the cell name pattern with the *separator* character, which defaults to `hierarchy_separator`.

---

<code>get_lib_pins</code>	<code>[-of_objects objects]</code> <code>[-hsc separator]</code> <code>[-filter expr]</code> <code>[-regexp]</code> <code>[-nocase]</code> <code>[-quiet]</code> <code>patterns</code>
<code>-of_objects objects</code>	A list of library cell objects.
<code>-hsc separator</code>	Character that separates the library name, cell name and port name in <i>pattern</i> . Defaults to <code>'/'</code> .
<code>-filter expr</code>	A filter expression of the form <code>“property==value”</code> where <i>property</i> is a property supported by the <code>get_property</code> command. See the section “Filter Expressions” for additional forms.
<code>-regexp</code>	Use regular expression matching instead of glob pattern matching.
<code>-nocase</code>	Ignore case when matching. Only valid with <code>-regexp</code> .
<code>-quiet</code>	Do not warn if no matches are found.
<code>patterns</code>	A list of library port name patterns of the form <code>library_name/cell_name/port_name</code> .

The `get_lib_pins` command returns a list of library ports that match *pattern*. Use *separator* to separate the library and cell name patterns from the port name in *pattern*.

---

<code>get_libs</code>	<code>[-filter expr]</code> <code>[-regexp]</code> <code>[-nocase]</code> <code>[-quiet]</code> <code>patterns</code>
-----------------------	---

<b>-filter expr</b>	A filter expression of the form $“property==value”$ where <i>property</i> is a property supported by the <code>get_property</code> command. See the section “Filter Expressions” for additional forms.
<b>-regexp</b>	Use regular expression matching instead of glob pattern matching.
<b>-nocase</b>	Ignore case when matching. Only valid with <code>-regexp</code> .
<b>-quiet</b>	Do not warn if no matches are found.
<i>patterns</i>	A list of library name patterns.

The `get_libs` command returns a list of clocks that match *patterns*.

---

<b>get_nets</b>	<code>[-hierarchical]</code> <code>[-hsc separator]</code> <code>[-filter expr]</code> <code>[-regexp]</code> <code>[-nocase]</code> <code>[-quiet]</code> <code>[-of_objects objects]</code> <code>[patterns]</code>
<b>-hierarchical</b>	Searches hierarchy levels below the current instance for matches.
<b>-hsc separator</b>	Character that separates the library name, cell name and port name in <i>pattern</i> . Defaults to ‘/’.
<b>-filter expr</b>	A filter expression of the form $“property==value”$ where <i>property</i> is a property supported by the <code>get_property</code> command. See the section “Filter Expressions” for additional forms.
<b>-regexp</b>	Use regular expression matching instead of glob pattern matching.
<b>-nocase</b>	Ignore case when matching. Only valid with <code>-regexp</code> .
<b>-quiet</b>	Do not warn if no matches are found.
<b>-of_objects objects</b>	The name of a pin or instance, a list of pins returned by <code>get_pins</code> , or a list of instances returned by <code>get_cells</code> . The <code>-hierarchical</code> option cannot be used with <code>-of_objects</code> .
<i>patterns</i>	A list of net name patterns.

The `get_nets` command returns a list of all nets that match *patterns*.

---

<code>get_name</code>	<i>object</i>
<i>object</i>	A library, cell, port, instance, pin or timing arc object.

Return the name of *object*. Equivalent to `[get_property object name]`.

---

<code>get_pins</code>	<i>[-hierarchical] [-hsc separator] [-filter expr] [-regexp] [-nocase] [-quiet] [-of_objects objects] [patterns]</i>
<code>-hierarchical</code>	Searches hierarchy levels below the current instance for matches.
<code>-hsc separator</code>	Character that separates the library name, cell name and port name in <i>pattern</i> . Defaults to '/'.
<code>-filter expr</code>	A filter expression of the form <i>“property==value”</i> where <i>property</i> is a property supported by the <code>get_property</code> command. See the section “Filter Expressions” for additional forms.
<code>-nocase</code>	Ignore case when matching. Only valid with <code>-regexp</code> .
<code>-quiet</code>	Do not warn if no matches are found.
<code>-of_objects objects</code>	The name of a net or instance, a list of nets returned by <code>get_nets</code> , or a list of instances returned by <code>get_cells</code> . The <code>-hierarchical</code> option cannot be used with <code>-of_objects</code> .
<i>patterns</i>	A list of pin name patterns.

The `get_pins` command returns a list of all instance pins that match *patterns*.

A useful idiom to find the driver pin for a net is the following.

```
get_pins -of_objects [get_net net_name] -filter "direction==output"
```

---

<b>get_ports</b>	<code>[-filter <i>expr</i>] [-regexp] [-nocase] [-quiet] [-of_objects <i>objects</i>] [<i>patterns</i>]</code>
<b>-filter <i>expr</i></b>	A filter expression of the form $\text{"property}==\text{value"}$ where <i>property</i> is a property supported by the <code>get_property</code> command. See the section “Filter Expressions” for additional forms.
<b>-regexp</b>	Use regular expression matching instead of <code>glob</code> pattern matching.
<b>-nocase</b>	Ignore case when matching. Only valid with <code>-regexp</code> .
<b>-quiet</b>	Do not warn if no matches are found.
<b>-of_objects <i>objects</i></b>	The name of <code>net</code> or a list of nets returned by <code>get_nets</code> .
<b><i>patterns</i></b>	A list of port name patterns.

The `get_ports` command returns a list of all top level ports that match *patterns*.

---

<b>get_property</b>	<code>[-object_type <i>object_type</i>] <i>object</i> <i>property</i></code>
<b><i>-object_type object_type</i></b>	The type of <i>object</i> when it is specified as a name. cell pin net port clock library library_cell  library_pin timing_arc
<b><i>object</i></b>	An object returned by <code>get_cells</code> , <code>get_pins</code> , <code>get_nets</code> , <code>get_ports</code> , <code>get_clocks</code> , <code>get_libs</code> , <code>get_lib_cells</code> , <code>get_lib_pins</code> , or <code>get_timing_arcs</code> , or object name. <code>-object_type</code> is required if <i>object</i> is a name.
<b><i>property</i></b>	A property name.

The properties for different objects types are shown below.

**cell (SDC lib\_cell)**

**base\_name**  
**filename**

```
full_name
library
name
```

clock

```
full_name
is_generated
is_propagated
is_virtual
name
period
sources
```

edge

```
delay_max_fall
delay_min_fall
delay_max_rise
delay_min_rise
full_name
from_pin
sense
to_pin
```

instance (SDC cell)

```
cell
full_name
is_buffer
is_clock_gate
is_hierarchical
is_inverter
is_macro
is_memory
liberty_cell
name
ref_name
```

liberty\_cell (SDC lib\_cell)

```
area
base_name
dont_use
filename
full_name
is_buffer
is_inverter
is_memory
library
name
```

liberty\_port (SDC lib\_pin)

```
capacitance
direction
drive_resistance
drive_resistance_max_fall
drive_resistance_max_rise
drive_resistance_min_fall
drive_resistance_min_rise
full_name
intrinsic_delay
intrinsic_delay_max_fall
intrinsic_delay_max_rise
intrinsic_delay_min_fall
intrinsic_delay_min_rise
is_register_clock
lib_cell
name

library

    filename (Liberty library only)
    name
    full_name

net

    full_name
    name

path (PathEnd)

    endpoint
    endpoint_clock
    endpoint_clock_pin
    slack
    startpoint
    startpoint_clock
    points

pin

    activity (activity in transitions per second, duty cycle, origin)
    slew_max_fall
    slew_max_rise
    slew_min_fall
    slew_min_rise
    clocks
    clock_domains
    direction
    full_name
    is_hierarchical
    is_port
    is_register_clock
    lib_pin_name
    name
    slack_max
```

```
slack_max_fall
slack_max_rise
slack_min
slack_min_fall
slack_min_rise
```

port

```
activity
slew_max_fall
slew_max_rise
slew_min_fall
slew_min_rise
direction
full_name
liberty_port
name
slack_max
slack_max_fall
slack_max_rise
slack_min
slack_min_fall
slack_min_rise
```

point (PathRef)

```
arrival
pin
required
slack
```

---

```
get_timing_edges      [-from from_pins]
                      [-to to_pins]
                      [-of_objects objects]
                      [-filter expr]
                      [patterns]
```

*-from from\_pin*

A list of pins.

*-to to\_pin*

A list of pins.

*-of\_objects objects*

A list of instances or library cells. The *-from* and *-to* options cannot be used with *-of\_objects*.

*-filter expr*

A filter expression of the form

*“property==value”*

where *property* is a property supported by the *get\_property* command.

See the section “Filter Expressions” for additional forms.

The `get_timing_edges` command returns a list of timing edges (arcs) to, from or between pins. The result can be passed to `get_property` or `set_disable_timing`.

---

<b>group_path</b>	<code>-name <i>group_name</i></code> [- <code>weight <i>weight</i></code> ] [- <code>critical_range <i>range</i></code> ] [- <code>from <i>from_list</i></code>  - <code>rise_from <i>from_list</i></code>  - <code>fall_from <i>from_list</i></code> ] [- <code>through <i>through_list</i></code> ] [- <code>rise_through <i>through_list</i></code> ] [- <code>fall_through <i>through_list</i></code> ] [- <code>to <i>to_list</i></code>  - <code>rise_to <i>to_list</i></code>  - <code>fall_to <i>to_list</i></code> ]
<code>-name <i>group_name</i></code>	The name of the path group.
<code>-weight <i>weight</i></code>	Not supported.
<code>-critical_range <i>range</i></code>	Not supported.
<code>-from <i>from_list</i></code>	Group paths from a list of clocks, instances, ports, register clock pins, or latch data pins.
<code>-rise_from <i>from_list</i></code>	Group paths from the rising edge of clocks, instances, ports, register clock pins, or latch data pins.
<code>-fall_from <i>from_list</i></code>	Group paths from the falling edge of clocks, instances, ports, register clock pins, or latch data pins.
<code>-through <i>through_list</i></code>	Group paths through a list of instances, pins or nets.
<code>-rise_through <i>through_list</i></code>	Group rising paths through a list of instances, pins or nets.
<code>-fall_through <i>through_list</i></code>	Group falling paths through a list of instances, pins or nets.
<code>-to <i>to_list</i></code>	Group paths to a list of clocks, instances, ports or pins.
<code>-rise_to <i>to_list</i></code>	Group rising paths to a list of clocks, instances, ports or pins.
<code>-fall_to <i>to_list</i></code>	Group falling paths to a list of clocks, instances, ports or pins.

The `group_path` command is used to group paths reported by the `report_checks` command. See `set_false_path` for a description of allowed `from_list`, `through_list` and `to_list` objects.

---

<b>link_design</b>	<code>[-no_black_boxes]</code> <code>[cell_name]</code>
<code>-no_black_boxes</code>	Do not make empty “black box” cells for instances that reference undefined cells.
<code>cell_name</code>	The top level module/cell name of the design hierarchy to link.

Link (elaborate, flatten) the the top level cell `cell_name`. The design must be linked after reading netlist and library files. The default value of `cell_name` is the current design.

The linker creates empty “block box” cells for instances the reference undefined cells when the variable `link_create_black_boxes` is true. When `link_create_black_boxes` is false an error is reported and the link fails.

The `link_design` command returns 1 if the link succeeds and 0 if it fails.

---

<b>make_instance</b>	<code>inst_path</code> <code>lib_cell</code>
<code>inst_path</code>	A hierarchical instance name.
<code>lib_cell</code>	The library cell of the new instance.

The `make_instance` command makes an instance of library cell `lib_cell`.

---

<b>make_net</b>	<code>net_name_list</code>
<code>net_name_list</code>	A list of net names.

Creates a net for each hierarchical net name.

---

<b>read_liberty</b>	<code>[-corner corner]</code> <code>[-min]</code> <code>[-max]</code> <code>[-infer_latches]</code> <code>filename</code>
<code>-corner corner</code>	Use the library for process corner <code>corner</code> delay calculation.
<code>-min</code>	Use library for min delay calculation.
<code>-max</code>	Use library for max delay calculation.

---

*filename* The liberty file name to read.

The `read_liberty` command reads a Liberty format library file. The first library that is read sets the units used by SDC/TCL commands and reporting. The `include_file` attribute is supported.

Some Liberty libraries do not include latch groups for cells that are describe transparent latches. In that situation the `-infer_latches` command flag can be used to infer the latches. The timing arcs required for a latch to be inferred should look like the following:

```
cell (inferred_latch) {
    pin(D) {
        direction : input ;
        timing () {
            related_pin : "E" ;
            timing_type : setup_falling ;
        }
        timing () {
            related_pin : "E" ;
            timing_type : hold_falling ;
        }
    }
    pin(E) {
        direction : input;
    }
    pin(Q) {
        direction : output ;
        timing () {
            related_pin : "D" ;
        }
        timing () {
            related_pin : "E" ;
            timing_type : rising_edge ;
        }
    }
}
```

In this example a positive level-sensitive latch is inferred.

Files compressed with gzip are automatically uncompressed.

---

**read\_saif** [-scope *scope*]  
*filename*

*scope* The SAIF scope of the current design to extract simulation data. Typically the test bench name and design under test instance name. Scope levels are separated with '/'.

*filename* The name of the SAIF file to read.

The `read_saif` command reads a SAIF (Switching Activity Interchange Format) file from a Verilog simulation and extracts pin activities and duty cycles for use in power estimation. Files compressed with gzip are supported. Annotated activities are propagated to the fanout of the annotated pins.

---

**read\_sdc** [-echo]  
*filename*

**-echo** Print each command before evaluating it.

***filename*** SDC command file.

Read SDC commands from *filename*.

The `read_sdc` command stops and reports any errors encountered while reading a file unless `sta_continue_on_error` is 1.

Files compressed with gzip are automatically uncompressed.

---

**read\_sdf** [-corner *corner*]  
[-unescape\_dividers]  
*filename*

**-corner *corner*** Process corner delays to annotate.

**-unescape\_dividers** With this option path names in the SDF do not have to escape hierarchy dividers when the path name is escaped. For example, the escaped Verilog name "inst1/inst2" can be referenced as "inst1/inst2". The correct SDF name is "inst1Vinst2", since the divider does not represent a change in hierarchy in this case.

***filename*** The name of the SDF file to read.

Read SDF delays from a file. The min and max values in the SDF tuples are used to annotate the delays for *corner*. The typical values in the SDF tuples are ignored. If multiple corners are defined -corner must be specified.

Files compressed with gzip are automatically uncompressed.

`INCREMENT` is supported as an alias for `INCREMENTAL`.

The following SDF statements are not supported.

PORT  
INSTANCE wildcards

---

<b>read_spef</b>	<code>[-min] [-max] [-path <i>path</i>] [-corner <i>corner</i>] [-keep_capacitive_coupling] [-coupling_reduction_factor <i>factor</i>] [-reduce] <i>filename</i></code>
<code>-min</code>	Annotate parasitics for min delays.
<code>-max</code>	Annotate parasitics for max delays.
<code>path</code>	Hierarchical block instance path to annotate with parasitics.
<code>-corner <i>corner</i></code>	Annotate parasitics for one process corner.
<code>-keep_capacitive_coupling</code>	Keep coupling capacitors in parasitic networks rather than converting them to grounded capacitors.
<code>-coupling_reduction_factor <i>factor</i></code>	Factor to multiply coupling capacitance by when reducing parasitic networks. The default value is 1.0.
<code>-reduce</code>	Reduce detailed parasitics and do not save the detailed parasitic network.
<code>filename</code>	The name of the parasitics file to read.

The `read_spef` command reads a file of net parasitics in SPEF format. Use the `-report_parasitic_annotation` command to check for nets that are not annotated.

Files compressed with gzip are automatically uncompressed.

Separate parasitics can be annotated for corners and min and max paths using the `-corner`, `-min` and `-max` arguments. To use the same parasitics for every corner and for min/max delay calculation read the SPEF without `-corner`, `-min`, and `-max` options.

`read_spef spef1`

To use separate parasitics for min/max delay, use the `-min`, and `-max` options for each SPEF file.

`read_spef -min spef1`  
`read_spef -max spef2`

To use separate parasitics for each corner, use the `-corner` option for each SPEF file.

```
read_spef -corner ss spef1
read_spef -corner tt spef2
read_spef -corner ff spef3
```

To use separate parasitics for each corner and separate min/max delay calculation, use the `-corner` option along with the `-min`, and `-max` options.

```
read_spef -corner ss -min spef1
read_spef -corner ss -max spef2
read_spef -corner ff -min spef3
read_spef -corner ff -max spef4
```

With the `-reduce` option, the current delay calculator reduces the parasitic network to the appropriate type and deletes the parasitic network. This substantially reduces the memory required to store the parasitics.

Coupling capacitors are multiplied by the `-coupling_reduction_factor` when a parasitic network is reduced.

The following SPEF constructs are ignored.

```
*DESIGN_FLOW (all values are ignored)
*S slews
*D driving cell
*I pin capacitances (library cell capacitances are used instead)
*Q r_net load poles
*K r_net load residues
```

If the SPEF file contains triplet values the first value is used.

Parasitic networks (DSPEF) can be annotated on hierarchical blocks using the `-path` argument to specify the instance path to the block. Parasitic networks in the higher level netlist are stitched together at the hierarchical pins of the blocks.

---

**read\_vcd** [ -scope *scope* ]  
*filename*

*scope* The VCD scope of the current design to extract simulation data. Typically the test bench name and design under test instance name. Scope levels are separated with `'/'`.

*filename* The name of the VCD file to read.

The `read_vcd` command reads a VCD (Value Change Dump) file from a Verilog simulation and extracts pin activities and duty cycles for use in power estimation. Files compressed with gzip are supported. Annotated activities are propagated to the fanout of the annotated pins.

---

**read\_verilog** *filename*

*filename* The name of the verilog file to read.

The `read_verilog` command reads a gate level verilog netlist. After all verilog netlist and Liberty libraries are read the design must be linked with the `link_design` command.

Verilog 2001 module port declarations are supported. An example is shown below.

```
module top (input in1, in2, clk1, clk2, clk3,
            output out);
```

Files compressed with gzip are automatically uncompressed.

---

**replace\_cell** *instance\_list*  
*replacement\_cell*

*instance\_list* A list of instances to swap the cell.

*replacement\_cell* The replacement lib cell.

The `replace_cell` command changes the cell of an instance. The replacement cell must have the same port list (number, name, and order) as the instance's existing cell for the replacement to be successful.

---

**replace\_activity\_annotation** [-report\_unannotated]  
[-report\_annotated]

-report\_unannotated Report unannotated pins.

-report\_annotated Report annotated pins.

Report a summary of pins that are annotated by `read_vcd`, `read_saif` or `set_power_activity`. Sequential internal pins and hierarchical pins are ignored.

---

**report\_annotated\_check** [-setup]  
[-hold]  
[-recovery]  
[-removal]  
[-nochange]  
[-width]  
[-period]  
[-max\_skew]  
[-max\_line *lines*]  
[-list\_annotated]  
[-list\_not\_annotated]  
[-constant\_arcs]  
-setup Report annotated setup checks.

---

-hold	Report annotated hold checks.
-recovery	Report annotated recovery checks.
-removal	Report annotated removal checks.
-nochange	Report annotated nochange checks.
-width	Report annotated width checks.
-period	Report annotated period checks.
-max_skew	Report annotated max skew checks.
<i>-max_line lines</i>	Maximum number of lines listed by the <i>-list_annotated</i> and <i>-list_not_annotated</i> options.
-list_annotated	List annotated timing arcs.
-list_not_annotated	List unannotated timing arcs.
-constant_arcs	Report separate annotation counts for arcs disabled by logic constants (set_logic_one, set_logic_zero).

The `report_annotated_check` command reports a summary of SDF timing check annotation. The `-list_annotated` and `-list_not_annotated` options can be used to list arcs that are annotated or not annotated.

---

<b>report_annotated_delay</b>	<code>[-cell]</code> <code>[-net]</code> <code>[-from_in_ports]</code> <code>[-to_out_ports]</code> <code>[-max_lines lines]</code> <code>[-list_annotated]</code> <code>[-list_not_annotated]</code> <code>[-constant_arcs]</code>
-cell	Report annotated cell delays.
-net	Report annotated internal net delays.
-from_in_ports	Report annotated delays from input ports.
-to_out_ports	Report annotated delays to output ports.

---

<code>-max_lines <i>lines</i></code>	Maximum number of lines listed by the <code>-list_annotated</code> and <code>-list_not_annotated</code> options.
<code>-list_annotated</code>	List annotated timing arcs.
<code>-list_not_annotated</code>	List unannotated timing arcs.
<code>-constant_arcs</code>	Report separate annotation counts for arcs disabled by logic constants ( <code>set_logic_one</code> , <code>set_logic_zero</code> ).

The `report_annotated_delay` command reports a summary of SDF delay annotation. Without the `-from_in_ports` and `-to_out_ports` options arcs to and from top level ports are not reported. The `-list_annotated` and `-list_not_annotated` options can be used to list arcs that are annotated or not annotated.

---

<code>report_checks</code>	<ul style="list-style-type: none"> <li><code>[-from <i>from_list</i></code> <ul style="list-style-type: none"> <li><code> -rise_from <i>from_list</i></code></li> <li><code> -fall_from <i>from_list</i></code></li> </ul> </li> <li><code>[-through <i>through_list</i></code> <ul style="list-style-type: none"> <li><code> -rise_through <i>through_list</i></code></li> <li><code> -fall_through <i>through_list</i></code></li> </ul> </li> <li><code>[-to <i>to_list</i></code> <ul style="list-style-type: none"> <li><code> -rise_to <i>to_list</i></code></li> <li><code> -fall_to <i>to_list</i></code></li> </ul> </li> <li><code>[-unconstrained]</code></li> <li><code>[-path_delay <i>min min_rise min_fall</i></code> <ul style="list-style-type: none"> <li><code> max max_rise max_fall</code></li> <li><code> min_max</code></li> </ul> </li> <li><code>[-group_path_count <i>path_count</i>]</code></li> <li><code>[-endpoint_path_count <i>endpoint_path_count</i>]</code></li> <li><code>[-unique_paths_to_endpoint]</code></li> <li><code>[-corner <i>corner</i>]</code></li> <li><code>[-slack_max <i>max_slack</i>]</code></li> <li><code>[-slack_min <i>min_slack</i>]</code></li> <li><code>[-sort_by_slack]</code></li> <li><code>[-path_group <i>groups</i>]</code></li> <li><code>[-format end full short summary</code> <ul style="list-style-type: none"> <li><code> full_clock full_clock_expanded</code></li> <li><code> json</code></li> </ul> </li> <li><code>[-fields <i>fields</i>]</code></li> <li><code>[-digits <i>digits</i>]</code></li> <li><code>[-no_line_split]</code></li> <li><code>[&gt; <i>filename</i>]</code></li> <li><code>[&gt;&gt; <i>filename</i>]</code></li> </ul>
----------------------------	---

<code>-from <i>from_list</i></code>	Report paths from a list of clocks, instances, ports, register clock pins, or latch data pins.
<code>-rise_from <i>from_list</i></code>	Report paths from the rising edge of clocks, instances, ports, register clock pins, or latch data pins.
<code>-fall_from <i>from_list</i></code>	Report paths from the falling edge of clocks, instances, ports, register clock pins, or latch data pins.
<code>-through <i>through_list</i></code>	Report paths through a list of instances, pins or nets.
<code>-rise_through <i>through_list</i></code>	Report rising paths through a list of instances, pins or nets.
<code>-fall_through <i>through_list</i></code>	Report falling paths through a list of instances, pins or nets.
<code>-to <i>to_list</i></code>	Report paths to a list of clocks, instances, ports or pins.
<code>-rise_to <i>to_list</i></code>	Report rising paths to a list of clocks, instances, ports or pins.
<code>-fall_to <i>to_list</i></code>	Report falling paths to a list of clocks, instances, ports or pins.
<code>-unconstrained</code>	Report unconstrained paths also. The unconstrained path group is not reported without this option.
<code>-path_delay min</code>	Report min path (hold) checks.
<code>-path_delay min_rise</code>	Report min path (hold) checks for rising endpoints.
<code>-path_delay min_fall</code>	Report min path (hold) checks for falling endpoints.
<code>-path_delay max</code>	Report max path (setup) checks.
<code>-path_delay max_rise</code>	Report max path (setup) checks for rising endpoints.
<code>-path_delay max_fall</code>	Report max path (setup) checks for falling endpoints.
<code>-path_delay min_max</code>	Report max and max path (setup and hold) checks.
<code>-group_path_count <i>path_count</i></code>	The number of paths to report in each path group. The default is 1.
<code>-endpoint_path_count <i>endpoint_path_count</i></code>	The number of paths to report for each endpoint. The default is 1.

<code>-unique_paths_to_endpoint</code>	When multiple paths to an endpoint are specified with <code>-endpoint_path_count</code> many of the paths may differ only in the rise/fall edges of the pins in the paths. With this option only the worst path through the set of pins is reported.
<code>-corner corner</code>	Report paths for one process corner. The default is to report paths for all process corners.
<code>-slack_max max_slack</code>	Only report paths with less slack than <code>max_slack</code> .
<code>-slack_min min_slack</code>	Only report paths with more slack than <code>min_slack</code> .
<code>-sort_by_slack</code>	Sort paths by slack rather than slack grouped by path group.
<code>-path_group groups</code>	List of path groups to report. The default is to report all path groups.
<code>-format end</code>	Report path ends in one line with delay, required time and slack.
<code>-format full</code>	Report path start and end points and the path. This is the default path type.
<code>-format full_clock</code>	Report path start and end points, the path, and the source and target clock paths.
<code>-format full_clock_expanded</code>	Report path start and end points, the path, and the source and target clock paths. If the clock is generated and propagated, the path from the clock source pin is also reported.
<code>-format short</code>	Report only path start and end points.
<code>-format summary</code>	Report only path ends with delay.
<code>-format json</code>	Report in json format. <code>-fields</code> is ignored.
<code>-fields fields</code>	List of <code>capacitance slew input_pins hierarchical_pins nets fanout src_attr</code>
<code>-digits digits</code>	The number of digits after the decimal point to report. The default value is the variable <code>sta_report_default_digits</code> .
<code>-no_line_splits</code>	Do not split long lines into multiple lines.

The `report_checks` command reports paths in the design. Paths are reported in groups by capture clock, unclocked path delays, gated clocks and unconstrained.

See `set_false_path` for a description of allowed `from_list`, `through_list` and `to_list` objects.

---

<b>report_check_types</b>	<code>[-violators] [-verbose] [-format slack_only end] [-max_delay] [-min_delay] [-recovery] [-removal] [-clock_gating_setup] [-clock_gating_hold] [-max_slew] [-min_slew] [-min_pulse_width] [-min_period] [-digits <i>digits</i>] [-no_split_lines] [&gt; <i>filename</i>] [&gt;&gt; <i>filename</i>]</code>
<b>-violators</b>	Report all violated timing and design rule constraints.
<b>-verbose</b>	Use a verbose output format.
<b>-format slack_only</b>	Report the minimum slack for each timing check.
<b>-format end</b>	Report the endpoint for each check.
<b>-max_delay</b>	Report setup and max delay path delay constraints.
<b>-min_delay</b>	Report hold and min delay path delay constraints.
<b>-recovery</b>	Report asynchronous recovery checks.
<b>-removal</b>	Report asynchronous removal checks.
<b>-clock_gating_setup</b>	Report gated clock enable setup checks.
<b>-clock_gating_hold</b>	Report gated clock hold setup checks.
<b>-max_slew</b>	Report max transition design rule checks.
<b>-max_skew</b>	Report max skew design rule checks.
<b>-min_pulse_width</b>	Report min pulse width design rule checks.

---

<code>-min_period</code>	Report min period design rule checks.
<code>-min_slew</code>	Report min slew design rule checks.
<code>-digits digits</code>	The number of digits after the decimal point to report. The default value is the variable <code>sta_report_default_digits</code> .
<code>-no_split_lines</code>	Do not split long lines into multiple lines.

The `report_check_types` command reports the slack for each type of timing and design rule constraint. The keyword options allow a subset of the constraint types to be reported.

---

<b>report_clock_latency</b>	<code>[-clock clocks]</code> <code>[-include_internal_latency]</code> <code>[-digits digits]</code>
<code>-clock clocks</code>	The clocks to report.
<code>-include_internal_latency</code>	Include internal clock latency from liberty min/max_clock_tree_path timing groups.
<code>-digits digits</code>	The number of digits to report for delays.

Report the clock network latency.

---

<b>report_clock_min_period</b>	<code>[-clocks clocks]</code> <code>[-include_port_paths]</code>
<code>-clocks clocks</code>	The clocks to report.
<code>-include_port_paths</code>	Include paths from input port and to output ports.

Report the minimum period and maximum frequency for `clocks`. If the `-clocks` argument is not specified all clocks are reported. The minimum period is determined by examining the smallest slack paths between registers the rising edges of the clock or between falling edges of the clock. Paths between different clocks, different clock edges of the same clock, level sensitive latches, or paths constrained by `set_multicycle_path`, `set_max_path` are not considered.

---

**report\_clock\_properties** `[clock_names]`

---

<code>clock_names</code>	List of clock names to report.
--------------------------	--------------------------------

The `report_clock_properties` command reports the period and rise/fall edge times for each clock that has been defined.

---

<b>report_clock_skew</b>	<code>[-setup -hold]</code> <code>[-clock <i>clocks</i>]</code> <code>[-include_internal_latency]</code> <code>[-digits <i>digits</i>]</code>
<code>-setup</code>	Report skew for setup checks.
<code>-hold</code>	Report skew for hold checks.
<code>-clock <i>clocks</i></code>	The clocks to report.
<code>-include_internal_latency</code>	Include internal clock latency from liberty min/max_clock_tree_path timing groups.
<code>-digits <i>digits</i></code>	The number of digits to report for delays.

Report the maximum difference in clock arrival between every source and target register that has a path between the source and target registers.

---

<b>report_dcalc</b>	<code>[-from <i>from_pin</i>]</code> <code>[-to <i>to_pin</i>]</code> <code>[-corner <i>corner</i>]</code> <code>[-min]</code> <code>[-max]</code> <code>[-digits <i>digits</i>]</code> <code>[&gt; <i>filename</i>]</code> <code>[&gt;&gt; <i>filename</i>]</code>
<code>-from <i>from_pin</i></code>	Report delay calculations for timing arcs from instance input pin <i>from_pin</i> .
<code>-to <i>to_pin</i></code>	Report delay calculations for timing arcs to instance output pin <i>to_pin</i> .
<code>-corner <i>corner</i></code>	Report paths for process <i>corner</i> . The -corner keyword is required if more than one process corner is defined.
<code>-min</code>	Report delay calculation for min delays.
<code>-max</code>	Report delay calculation for max delays.
<code>-digits <i>digits</i></code>	The number of digits after the decimal point to report. The default is <code>sta_report_default_digits</code> .

The `report_dcalc` command shows how the delays between instance pins are calculated. It is useful for debugging problems with delay calculation.

---

**report\_disabled\_edges**

The `report_disabled_edges` command reports disabled timing arcs along with the reason they are disabled. Each disabled timing arc is reported as the instance name along with the from and to ports of the arc. The disable reason is shown next. Arcs that are disabled with `set_disable_timing` are reported with constraint as the reason. Arcs that are disabled by constants are reported with constant as the reason along with the constant instance pin and value. Arcs that are disabled to break combinational feedback loops are reported with loop as the reason.

```
> report_disabled_edges
u1 A B constant B=0
```

---

**report\_instance** *instance\_path*  
[> *filename*]  
[>> *filename*]

*instance\_path* Hierarchical path to a instance.

---

**report\_lib\_cell** *cell\_name*  
[> *filename*]  
[>> *filename*]

*cell\_name* The name of a library cell.

Describe the liberty library cell *cell\_name*.

---

**report\_net** [-digits *digits*]  
*net\_path*  
[> *filename*]  
[>> *filename*]

*-digits digits* The number of digits after the decimal point to report. The default value is the variable `sta_report_default_digits`.

*net\_path* Hierarchical path to a net.

Report the connections and capacitance of a net.

---

**report\_parasitic\_annotation**[-report\_unannotated]  
[> *filename*]  
[>> *filename*]

**-report\_unannotated** Report unannotated and partially annotated nets.

Report SPEF parasitic annotation completeness.

---

**report\_power** [-instances *instances*]  
[-highest\_power\_instances *count*]  
[-digits *digits*]  
[> *filename*]  
[>> *filename*]

**-instances *instances*** Report the power for each instance of *instances*. If the instance is hierarchical the total power for the instances inside the hierarchical instance is reported.

**-highest\_power\_instance *s count*** Report the power for the *count* highest power instances.

**-digits *digits*** The number of digits after the decimal point to report. The default value is the variable `sta_report_default_digits`.

The `report_power` command uses static power analysis based on propagated or annotated pin activities in the circuit using Liberty power models. The internal, switching, leakage and total power are reported. Design power is reported separately for combinational, sequential, macro and pad groups. Power values are reported in watts.

The `read_vcd` or `read_saif` commands can be used to read activities from a file based on simulation. If no simulation activities are available, the `set_power_activity` command should be used to set the activity of input ports or pins in the design. The default input activity and duty for inputs are 0.1 and 0.5 respectively. The activities are propagated from annotated input ports or pins through gates and used in the power calculations.

Group	Internal Power	Switching Power	Leakage Power	Total Power	
<hr/>					
Sequential	3.29e-06	3.41e-08	2.37e-07	3.56e-06	92.4%
Combinational	1.86e-07	3.31e-08	7.51e-08	2.94e-07	7.6%
Macro	0.00e+00	0.00e+00	0.00e+00	0.00e+00	0.0%
Pad	0.00e+00	0.00e+00	0.00e+00	0.00e+00	0.0%
<hr/>					
Total	3.48e-06	6.72e-08	3.12e-07	3.86e-06	100.0%
	90.2%	1.7%	8.1%		

---

**report\_pulse\_width\_checks** [-verbose]  
[-digits *digits*]  
[-no\_line\_splits]  
[*pins*]  
[> *filename*]  
[>> *filename*]

<b>-verbose</b>	Use a verbose output format.
<b>-digits</b> <i>digits</i>	The number of digits after the decimal point to report. The default value is the variable <code>sta_report_default_digits</code> .
<b>-no_line_splits</b>	
<i>pins</i>	List of pins or ports to report.

The `report_pulse_width_checks` command reports min pulse width checks for pins in the clock network. If *pins* is not specified all clock network pins are reported.

---

<b>report_slews</b>	<i>[-corner corner]</i> <i>pin</i>
<b>-corner</b> <i>corner</i>	Report paths for process <i>corner</i> . The <code>-corner</code> keyword is required if more than one process corner is defined.
<i>pin</i>	

Report the slews at *pin*.

---

### **report\_units**

Report the units used for command arguments and reporting.

```
report_units
  time 1ns
  capacitance 1pF
  resistance 1kohm
  voltage 1v
  current 1A
  power 1pW
  distance 1um
```

---

<b>report_worst_slack</b>	<i>[-min]</i> <i>[-max]</i> <i>[-digits digits]</i>
---------------------------	---

**-max** Report the worst max/setup slack.

**-min** Report the worst min/hold slack.

---

**-digits *digits*** The number of digits after the decimal point to report. The default value is the variable `sta_report_default_digits`.

---

<b>set_assigned_check</b>	<code>-setup -hold -recovery -removal</code> [-rise] [-fall] [-corner <i>corner</i> ] [-min] [-max] [-from <i>from_pins</i> ] [-to <i>to_pins</i> ] [-clock rise fall] [-cond sdf_cond] [-worst] <i>margin</i>
<b>-setup</b>	Annotate setup timing checks.
<b>-hold</b>	Annotate hold timing checks.
<b>-recovery</b>	Annotate recovery timing checks.
<b>-removal</b>	Annotate removal timing checks.
<b>-rise</b>	Annotate rising delays.
<b>-fall</b>	Annotate falling delays.
<b>-corner <i>corner</i></b>	The name of a process corner. The <code>-corner</code> keyword is required if more than one process corner is defined.
<b>-min</b>	Annotate the minimum value of the process corner.
<b>-max</b>	Annotate the maximum value of the process corner.
<b>-from <i>from_pins</i></b>	A list of pins for the clock.
<b>-to <i>to_pins</i></b>	A list of pins for the data.
<b>-clock rise fall</b>	The timing check clock pin transition.
<b><i>margin</i></b>	The timing check margin.

The `set_assigned_check` command is used to annotate the timing checks between two pins on an instance. The annotated delay overrides the calculated delay. This command is a interactive way to back-annotate delays like an SDF file.

---

<b>set_assigned_delay</b>	<code>-cell -net</code> [-rise] [-fall] [-corner <i>corner</i> ] [-min] [-max] [-from <i>from_pins</i> ] [-to <i>to_pins</i> ] <i>delay</i>
<code>-cell</code>	Annotate the delays between two pins on an instance.
<code>-net</code>	Annotate the delays between two pins on a net.
<code>-rise</code>	Annotate the rising delays.
<code>-fall</code>	Annotate the falling delays.
<code>-corner <i>corner</i></code>	The name of a process corner. The <code>-corner</code> keyword is required if more than one process corner is defined.
<code>-min</code>	Annotate the minimum delays.
<code>-max</code>	Annotate the maximum delays.
<code>-from <i>from_pins</i></code>	A list of pins.
<code>-to <i>to_pins</i></code>	A list of pins.
<i>delay</i>	The delay between <i>from_pins</i> and <i>to_pins</i> .

The `set_assigned_delay` command is used to annotate the delays between two pins on an instance or net. The annotated delay overrides the calculated delay. This command is a interactive way to back-annotate delays like an SDF file.

Use the `-corner` keyword to specify a process corner. The `-corner` keyword is required if more than one process corner is defined.

---

```
set_assigned_transition [-rise]
                         [-fall]
                         [-corner corner]
                         [-min]
                         [-max]
                         slew
                         pin_list
```

**-rise** Annotate the rising transition.

**-fall** Annotate the falling transition.

**-corner *corner*** Annotate delays for process *corner*.

**-min** Annotate the minimum transition time.

**-max** Annotate the maximum transition time.

***slew*** The pin transition time.

***pin\_list*** A list of pins.

The `set_assigned_transition` command is used to annotate the transition time (`slew`) of a pin. The annotated transition time overrides the calculated transition time.

---

```
set_case_analysis 0|1|zero|one|rise|rising|fall|falling
                    port_or_pin_list
```

***port\_or\_pin\_list*** A list of ports or pins.

The `set_case_analysis` command sets the signal on a port or pin to a constant logic value. No paths are propagated from constant pins. Constant values set with the `set_case_analysis` command are propagated through downstream gates.

Conditional timing arcs with mode groups are controlled by logic values on the instance pins.

---

```
set_clock_gating_check [-setup setup_time]
                         [-hold hold_time]
                         [-rise]
                         [-fall]
                         [-high]
                         [-low]
                         [objects]
```

<code>-setup <i>setup_time</i></code>	Clock enable setup margin.
<code>-hold <i>hold_time</i></code>	Clock enable hold margin.
<code>-rise</code>	The setup/hold margin is for the rising edge of the clock enable.
<code>-fall</code>	The setup/hold margin is for the falling edge of the clock enable.
<code>-high</code>	The gating clock is active high (pin and instance objects only).
<code>-low</code>	The gating clock is active low (pin and instance objects only).
<i>objects</i>	A list of clocks, instances, pins or ports.

The `set_clock_gating_check` command is used to add setup or hold timing checks for data signals used to gate clocks.

If no objects are specified the setup/hold margin is global and applies to all clock gating circuits in the design. If neither of the `-rise` and `-fall` options are used the setup/hold margin applies to the rising and falling edges of the clock gating signal.

Normally the library cell function is used to determine the active state of the clock. The clock is active high for AND/NAND functions and active low for OR/NOR functions. The `-high` and `-low` options are used to specify the active state of the clock for other cells, such as a MUX.

If multiple `set_clock_gating_check` commands apply to a clock gating instance the priority of the commands is shown below (highest to lowest priority).

clock enable pin  
 instance  
 clock pin  
 clock  
 global

---

<code>set_clock_groups</code>	<code>[-name <i>name</i>] [-logically_exclusive] [-physically_exclusive] [-asynchronous] [-allow_paths] -group <i>clocks</i></code>
-------------------------------	---

---

<code>-name <i>name</i></code>	The clock group name.
--------------------------------	-----------------------

---

<code>-logically_exclusive</code>	The clocks in different groups do not interact logically but can be physically present on the same chip. Paths between clock groups are considered for noise analysis.
-----------------------------------	--

---

-physically_exclusive	The clocks in different groups cannot be present at the same time on a chip. Paths between clock groups are not considered for noise analysis.
-asynchronous	The clock groups are asynchronous. Paths between clock groups are considered for noise analysis.
<hr/>	
-allow_paths	

*clocks* A list of clocks in the group.

The `set_clock_groups` command is used to define groups of clocks that interact with each other. Clocks in different groups do not interact and paths between them are not reported. Use a `-group` argument for each clock group.

---

<b>set_clock_latency</b>	<code>[-source]</code> <code>[-clock <i>clock</i>]</code> <code>[-rise]</code> <code>[-fall]</code> <code>[-min]</code> <code>[-max]</code> <i>delay</i> <i>objects</i>
<code>-source</code>	The latency is at the clock source.
<code>-clock <i>clock</i></code>	If multiple clocks are defined at a pin this use this option to specify the latency for a specific clock.
<code>-rise</code>	The latency is for the rising edge of the clock.
<code>-fall</code>	The latency is for the falling edge of the clock.
<code>-min</code>	<i>delay</i> is the minimum latency.
<code>-max</code>	<i>delay</i> is the maximum latency.
<i>delay</i>	Clock source or insertion delay.
<i>objects</i>	A list of clocks, pins or ports.

The `set_clock_latency` command describes expected delays of the clock tree when analyzing a design using ideal clocks. Use the `-source` option to specify latency at the clock source, also known as insertion delay. Source latency is delay in the clock tree that is external to the design or a clock tree internal to an instance that implements a complex logic function.

---

**set\_clock\_transition**

[-rise]  
[-fall]  
[-min]  
[-max]  
*transition*  
*clocks*

**-rise** Set the transition time for the rising edge of the clock.

**-fall** Set the transition time for the falling edge of the clock.

**-min** Set the min transition time.

**-max** Set the max transition time.

*transition* Clock transition time (slew).

*clocks* A list of clocks.

The `set_clock_transition` command describes expected transition times of the clock tree when analyzing a design using ideal clocks.

---

**set\_clock\_uncertainty**

[-from|-rise\_from|-fall\_from *from\_clock】*  
[-to|-rise\_to|-fall\_to *to\_clock】*  
[-rise]  
[-fall]  
[-setup]  
[-hold]  
*uncertainty*  
[*objects*】

**-from** *from\_clock* Inter-clock uncertainty source clock.

**-to** *to\_clock* Inter-clock uncertainty target clock.

**-rise** Inter-clock target clock rise edge, alternative to `-rise_to`.Inter-clock target clock rise edge, alternative to `-rise_to`.

**-fall** Inter-clock target clock fall edge, alternative to `-fall_to`.

**-setup** *uncertainty* is for setup checks.

**-hold** *uncertainty* is for hold checks.

---

<i>uncertainty</i>	Clock uncertainty.
<i>objects</i>	A list of clocks, ports or pins.

The `set_clock_uncertainty` command specifies the uncertainty or jitter in a clock. The uncertainty for a clock can be specified on its source pin or port, or the clock itself.

```
set_clock_uncertainty .1 [get_clock clk1]
```

Inter-clock uncertainty between the source and target clocks of timing checks is specified with the `-from|-rise_from|-fall_from` and `-to|-rise_to|-fall_to` arguments.

```
set_clock_uncertainty -from [get_clock clk1] -to [get_clocks clk2] .1
```

The following commands are equivalent.

```
set_clock_uncertainty -from [get_clock clk1] -rise_to [get_clocks clk2] .1
set_clock_uncertainty -from [get_clock clk1] -to [get_clocks clk2] -rise .1
```

---

<b>set_cmd_units</b>	<code>[-capacitance <i>cap_unit</i>] [-resistance <i>res_unit</i>] [-time <i>time_unit</i>] [-voltage <i>voltage_unit</i>] [-current <i>current_unit</i>] [-power <i>power_unit</i>] [-distance <i>distance_unit</i>]</code>
<code>-capacitance <i>cap_unit</i></code>	The capacitance scale factor followed by 'f'.
<code>-resistance <i>res_unit</i></code>	The resistance scale factor followed by 'ohm'.
<code>-time <i>time_unit</i></code>	The time scale factor followed by 's'.
<code>-voltage <i>voltage_unit</i></code>	The voltage scale factor followed by 'v'.
<code>-current <i>current_unit</i></code>	The current scale factor followed by 'A'.
<code>-power <i>power_unit</i></code>	The power scale factor followed by 'w'.
<code>-distance <i>distance_unit</i></code>	The distance scale factor followed by 'm'.

The `set_cmd_units` command is used to change the units used by the STA command interpreter when parsing commands and reporting results. The default units are the units specified in the first Liberty library file that is read.

Units are specified as a scale factor followed by a unit name. The scale factors are as follows.

```
M 1E+6
k 1E+3
m 1E-3
u 1E-6
n 1E-9
p 1E-12
f 1E-15
```

An example of the set\_units command is shown below.

```
set_cmd_units -time ns -capacitance pF -current mA -voltage V
               -resistance kOhm -distance um
```

---

<b>set_data_check</b>	<i>[-from -rise_from -fall_from from_pin] [-to -rise_to -fall_to to_pin] [-setup] [-hold] [-clock clock] margin</i>
-----------------------	---

*-from from\_pin* A pin used as the timing check reference.

*-to to\_pin* A pin that the setup/hold check is applied to.

*-setup* Add a setup timing check.

*-hold* Add a hold timing check.

*-clock clock* The setup/hold check clock.

*margin* The setup or hold time margin.

The set\_data\_check command is used to add a setup or hold timing check between two pins.

---

<b>set_disable_inferred_clock_gating</b>	<i>objects</i>
--	----------------

*objects* A list of clock gating instances, clock gating pins, or clock enable pins.

The set\_disable\_inferred\_clock\_gating command disables clock gating checks on a clock gating instance, clock gating pin, or clock gating enable pin.

---

<b>set_disable_timing</b>	<i>[-from from_port] [-to to_port] objects</i>
---------------------------	--

**-from** *from\_port*

**-to** *to\_port*

*objects*

A list of instances, ports, pins, cells, cell/port, or library/cell/port.

The `set_disable_timing` command is used to disable paths through pins in the design. There are many different forms of the command depending on the objects specified in *objects*.

All timing paths through an instance are disabled when *objects* contains an instance. Timing checks in the instance are *not* disabled.

```
set_disable_timing u2
```

The `-from` and `-to` options can be used to restrict the disabled path to those from, to or between specific pins on the instance.

```
set_disable_timing -from A u2
set_disable_timing -to Z u2
set_disable_timing -from A -to Z u2
```

A list of top level ports or instance pins can also be disabled.

```
set_disable_timing u2/Z
set_disable_timing in1
```

Timing paths through all instances of a library cell in the design can be disabled by naming the cell using a hierarchy separator between the library and cell name. Paths from or to a cell port can be disabled with the `-from` and `-to` options or a port name after library and cell names.

```
set_disable_timing liberty1/snl_bufx2
set_disable_timing -from A liberty1/snl_bufx
set_disable_timing -to Z liberty1/snl_bufx
set_disable_timing liberty1/snl_bufx2/A
```

---

<b>set_drive</b>	<code>[-rise]</code>
	<code>[-fall]</code>
	<code>[-max]</code>
	<code>[-min]</code>
	<i>resistance</i>
	<i>ports</i>

**-rise** Set the drive rise resistance.

**-fall** Set the drive fall resistance.

**-max** Set the maximum resistance.

---

<b>-min</b>	Set the minimum resistance.
<i>resistance</i>	The external drive resistance.
<i>ports</i>	A list of ports.

The `set_drive` command describes the resistance of an input port external driver.

---

<b>set_driving_cell</b>	<code>[-lib_cell <i>cell_name</i>] [-library <i>library</i>] [-rise] [-fall] [-min] [-max] [-pin <i>pin</i>] [-from_pin <i>from_pin</i>] [-input_transition_rise <i>trans_rise</i>] [-input_transition_fall <i>trans_fall</i>] <i>ports</i></code>
<b>-lib_cell <i>cell_name</i></b>	The driving cell.
<b>-library <i>library</i></b>	The driving cell library.
<b>-rise</b>	Set the driving cell for a rising edge.
<b>-fall</b>	Set the driving cell for a falling edge.
<b>-max</b>	Set the driving cell for max delays.
<b>-min</b>	Set the driving cell for min delays.
<b>-pin <i>pin</i></b>	The output port of the driving cell.
<b>-from_pin <i>from_pin</i></b>	Use timing arcs from <i>from_pin</i> to the output pin.
<b>-input_transition_rise</b>	The transition time for a rising input at <i>from_pin</i> . <i>trans_rise</i>
<b>-input_transition_fall</b>	The transition time for a falling input at <i>from_pin</i> . <i>trans_fall</i>
<i>ports</i>	A list of ports.

The `set_driving_cell` command describes an input port external driver.

---

<b>set_false_path</b>	<code>[-setup] [-hold] [-rise] [-fall] [-from <i>from_list</i>] [-rise_from <i>from_list</i>] [-fall_from <i>from_list</i>] [-through <i>through_list</i>] [-rise_through <i>through_list</i>] [-fall_through <i>through_list</i>] [-to <i>to_list</i>] [-rise_to <i>to_list</i>] [-fall_to <i>to_list</i>] [-reset_path]</code>
<code>-setup</code>	Apply to setup checks.
<code>-hold</code>	Apply to hold checks.
<code>-rise</code>	Apply to rising path edges.
<code>-fall</code>	Apply to falling path edges.
<code>-reset_path</code>	Remove any matching <code>set_false_path</code> , <code>set_multicycle_path</code> , <code>set_max_delay</code> , <code>set_min_delay</code> exceptions first.
<code>-from <i>from_list</i></code>	A list of clocks, instances, ports or pins.
<code>-through <i>through_list</i></code>	A list of instances, pins or nets.
<code>-to <i>to_list</i></code>	A list of clocks, instances, ports or pins.

The `set_false_path` command disables timing along a path from, through and to a group of design objects.

Objects in *from\_list* can be clocks, register/latch instances, or register/latch clock pins. The `-rise_from` and `-fall_from` keywords restrict the false paths to a specific clock edge.

Objects in *through\_list* can be nets, instances, instance pins, or hierarchical pins,. The `-rise_through` and `-fall_through` keywords restrict the false paths to a specific path edge that traverses through the object.

Objects in *to\_list* can be clocks, register/latch instances, or register/latch clock pins. The `-rise_to` and `-fall_to` keywords restrict the false paths to a specific transition at the path end.

---

**set\_fanout\_load** *fanout*  
                  *port\_list*

This command is ignored.

---

**set\_hierarchy\_separator** *separator*

*separator*                  Character used to separate hierarchical names.

Set the character used to separate names in a hierarchical instance, net or pin name. This separator is used by the command interpreter to read arguments and print results. The default separator is '/'.

---

**set\_ideal\_latency**        [-rise] [-fall] [-min] [-max] *delay objects*

The set\_ideal\_latency command is parsed but ignored.

---

**set\_ideal\_network**        [-no\_propagation] *objects*

The set\_ideal\_network command is parsed but ignored.

---

**set\_ideal\_transition**    [-rise] [-fall] [-min] [-max] *transition\_time objects*

The set\_ideal\_transition command is parsed but ignored.

---

**set\_input\_delay**           [-rise]  
                  [-fall]  
                  [-max]  
                  [-min]  
                  [-clock *clock*]  
                  [-clock\_fall]  
                  [-reference\_pin *ref\_pin*]  
                  [-source\_latency\_included]  
                  [-network\_latency\_included]  
                  [-add\_delay]  
                  *delay*  
                  *port\_pin\_list*

**-rise**                  Set the arrival time for the rising edge of the input.

**-fall**                  Set the arrival time for the falling edge of the input.

---

<code>-max</code>	Set the maximum arrival time.
<code>-min</code>	Set the minimum arrival time.
<code>-clock <i>clock</i></code>	The arrival time is from <i>clock</i> .
<code>-clock_fall</code>	The arrival time is from the falling edge of <i>clock</i> .
<code>-reference_pin <i>ref_pin</i></code>	The arrival time is with respect to the clock that arrives at <i>ref_pin</i> .
<code>-source_latency_included</code>	Do no add the clock source latency (insertion delay) to the delay value.
<code>-network_latency_included</code>	Do not add the clock latency to the delay value when the clock is ideal.
<code>-add_delay</code>	Add this arrival to any existing arrivals.
<code><i>delay</i></code>	The arrival time after <i>clock</i> .
<code><i>pin_port_list</i></code>	A list of pins or ports.

The `set_input_delay` command is used to specify the arrival time of an input signal.

The following command sets the min, max, rise and fall times on the `in1` input port 1.0 time units after the rising edge of `clk1`.

```
set_input_delay -clock clk1 1.0 [get_ports in1]
```

Use multiple commands with the `-add_delay` option to specify separate arrival times for min, max, rise and fall times or multiple clocks. For example, the following specifies separate arrival times with respect to clocks `clk1` and `clk2`.

```
set_input_delay -clock clk1 1.0 [get_ports in1]
set_input_delay -add_delay -clock clk2 2.0 [get_ports in1]
```

The `-reference_pin` option is used to specify an arrival time with respect to the arrival on a pin in the clock network. For propagated clocks, the input arrival time is relative to the clock arrival time at the reference pin (the clock source latency and network latency from the clock source to the reference pin). For ideal clocks, input arrival time is relative to the reference pin clock source latency. With the `-clock_fall` flag the arrival time is relative to the falling transition at the reference pin. If no clocks arrive at the reference pin the `set_input_delay` command is ignored. If no `-clock` is specified the arrival time is with respect to all clocks that arrive at the reference pin. The `-source_latency_included` and `-network_latency_included` options cannot be used with `-reference_pin`.

Paths from inputs that do not have an arrival time defined by `set_input_delay` are not reported. Set the `sta_input_port_default_clock` variable to 1 to report paths from inputs without a `set_input_delay`.

---

```
set_input_transition [-rise]
[-fall]
[-max]
[-min]
transition
port_list
```

-rise Set the rising edge transition.

-fall Set the falling edge transition.

-max Set the minimum transition time.

-min Set the maximum transition time.

*transition* The transition time (slew).

*port\_list* A list of ports.

The `set_input_transition` command is used to specify the transition time (slew) of an input signal.

---

```
set_level_shifter_strategy [-rule rule_type]
```

This command is parsed and ignored by timing analysis.

---

```
set_level_shifter_threshold [-voltage voltage]
```

This command is parsed and ignored by timing analysis.

---

```
set_load [-rise]
[-fall]
[-max]
[-min]
[-subtract_pin_load]
[-pin_load]
[-wire_load]
capacitance
objects
```

-rise Set the external port rising capacitance (ports only).

-fall Set the external port falling capacitance (ports only).

---

<code>-max</code>	Set the max capacitance.
<code>-min</code>	Set the min capacitance.
<code>-subtract_pin_load</code>	Subtract the capacitance of all instance pins connected to the net from <i>capacitance</i> (nets only). If the resulting capacitance is negative, zero is used. Pin capacitances are ignored by delay calculation when this option is used.
<code>-pin_load</code>	<i>capacitance</i> is external instance pin capacitance (ports only).
<code>-wire_load</code>	<i>capacitance</i> is external wire capacitance (ports only).
<i>capacitance</i>	The capacitance, in library capacitance units.
<i>objects</i>	A list of nets or ports.

The `set_load` command annotates wire capacitance on a net or external capacitance on a port. There are four different uses for the `set_load` command:

```
set_load -wire_load port    external port wire capacitance
set_load -pin_load port    external port pin capacitance
set_load port              same as -pin_load
set_load net              net wire capacitance
```

External port capacitance can be annotated separately with the `-pin_load` and `-wire_load` options. Without the `-pin_load` and `-wire_load` options pin capacitance is annotated.

When annotating net wire capacitance with the `-subtract_pin_load` option the capacitance of all instance pins connected to the net is subtracted from *capacitance*. Setting the capacitance on a net overrides SPEF parasitics for delay calculation.

---

<b><code>set_logic_dc</code></b>	<i>port_list</i>
<i>port_pin_list</i>	List of ports or pins.

Set a port or pin to a constant unknown logic value. No paths are propagated from constant pins.

---

<b><code>set_logic_one</code></b>	<i>port_list</i>
<i>port_pin_list</i>	List of ports or pins.

Set a port or pin to a constant logic one value. No paths are propagated from constant pins. Constant values set with the `set_logic_one` command are **not** propagated through downstream gates.

---

**set\_logic\_zero** *port\_list*

*port\_pin\_list* List of ports or pins.

Set a port or pin to a constant logic zero value. No paths are propagated from constant pins. Constant values set with the `set_logic_zero` command are **not** propagated through downstream gates.

---

**set\_max\_area** *area*

*area*

The `set_max_area` command is ignored during timing but is included in SDC files that are written.

---

**set\_max\_capacitance** *capacitance objects*

*capacitance*

*objects* List of ports or cells.

The `set_max_capacitance` command is ignored during timing but is included in SDC files that are written.

---

**set\_max\_delay** [-rise]  
[-fall]  
[-from *from\_list*]  
[-rise\_from *from\_list*]  
[-fall\_from *from\_list*]  
[-through *through\_list*]  
[-rise\_through *through\_list*]  
[-fall\_through *through\_list*]  
[-to *to\_list*]  
[-rise\_to *to\_list*]  
[-fall\_to *to\_list*]  
[-reset\_path]  
[-ignore\_clock\_latency]  
*delay*

**-rise** Set max delay for rising paths.

**-fall** Set max delay for falling paths.

**-from *from\_list*** A list of clocks, instances, ports or pins.

---

<b>-through</b> <i>through_list</i>	A list of instances, pins or nets.
<b>-to</b> <i>to_list</i>	A list of clocks, instances, ports or pins.
<b>-ignore_clock_latency</b>	Ignore clock latency at the source and target registers.
<b>-reset_path</b>	Remove any matching <code>set_false_path</code> , <code>set_multicycle_path</code> , <code>set_max_delay</code> , <code>set_min_delay</code> exceptions first.
<i>delay</i>	The maximum delay.

The `set_max_delay` command constrains the maximum delay through combinational logic paths. See `set_false_path` for a description of allowed *from\_list*, *through\_list* and *to\_list* objects. If the *to\_list* ends at a timing check the setup/hold time is included in the path delay.

When the `-ignore_clock_latency` option is used clock latency at the source and destination of the path delay is ignored. The constraint is reported in the default path group (\*\*default\*\*) rather than the clock path group when the path ends at a timing check.

---

**set\_max\_dynamic\_power** *power* [*unit*]

The `set_max_dynamic_power` command is ignored.

---

**set\_max\_fanout** *fanout*  
*objects*

*fanout*

*objects* List of ports or cells.

The `set_max_fanout` command is ignored during timing but is included in SDC files that are written.

---

**set\_max\_leakage\_power** *power* [*unit*]

The `set_max_leakage_power` command is ignored.

---

**set\_max\_time\_borrow** *delay*  
*objects*

*delay* The maximum time the latches can borrow.

*objects* List of clocks, instances or pins.

The `set_max_time_borrow` command specifies the maximum amount of time that latches can borrow. Time borrowing is the time that a data input to a transparent latch arrives after the latch opens.

---

<b>set_max_transition</b>	<code>[-data_path] [-clock_path] [-rise] [-fall] <i>transition</i> <i>objects</i></code>
<code>-data_path</code>	Set the max slew for data paths.
<code>-clock_path</code>	Set the max slew for clock paths.
<code>-rise</code>	Set the max slew for rising paths.
<code>-fall</code>	Set the max slew for falling paths.
<code><i>transition</i></code>	The maximum slew/transition time.
<code><i>objects</i></code>	List of clocks, ports or designs.

The `set_max_transition` command specifies the maximum transition time (slew) design rule checked by the `report_check_types -max_transition` command.

If specified for a design, the default maximum transition is set for the design.

If specified for a clock, the maximum transition is applied to all pins in the clock domain. The `-clock_path` option restricts the maximum transition to clocks in clock paths. The `-data_path` option restricts the maximum transition to clocks data paths. The `-clock_path`, `-data_path`, `-rise` and `-fall` options only apply to clock objects.

---

<b>set_min_capacitance</b>	<code><i>capacitance</i> <i>objects</i></code>
<code><i>capacitance</i></code>	Minimum capacitance.
<code><i>objects</i></code>	List of ports or cells.

The `set_min_capacitance` command is ignored during timing but is included in SDC files that are written.

---

<b>set_min_delay</b>	<ul style="list-style-type: none"> <li>[-rise]</li> <li>[-fall]</li> <li>[-from <i>from_list</i>]</li> <li>[-rise_from <i>from_list</i>]</li> <li>[-fall_from <i>from_list</i>]</li> <li>[-through <i>through_list</i>]</li> <li>[-rise_through <i>through_list</i>]</li> <li>[-fall_through <i>through_list</i>]</li> <li>[-to <i>to_list</i>]</li> <li>[-rise_to <i>to_list</i>]</li> <li>[-fall_to <i>to_list</i>]</li> <li>[-ignore_clock_latency]</li> <li>[-reset_path]</li> </ul> <p><i>delay</i></p>
<b>-rise</b>	Set min delay for rising paths.
<b>-fall</b>	Set min delay for falling paths.
<b>-from <i>from_list</i></b>	A list of clocks, instances, ports or pins.
<b>-through <i>through_list</i></b>	A list of instances, pins or nets.
<b>-to <i>to_list</i></b>	A list of clocks, instances, ports or pins.
<b>-ignore_clock_latency</b>	Ignore clock latency at the source and target registers.
<b>-reset_path</b>	Remove any matching <code>set_false_path</code> , <code>set_multicycle_path</code> , <code>set_max_delay</code> , <code>set_min_delay</code> exceptions first.
<b><i>delay</i></b>	The minimum delay.

The `set_min_delay` command constrains the minimum delay through combinational logic. See `set_false_path` for a description of allowed *from\_list*, *through\_list* and *to\_list* objects. If the *to\_list* ends at a timing check the setup/hold time is included in the path delay.

When the `-ignore_clock_latency` option is used clock latency at the source and destination of the path delay is ignored. The constraint is reported in the default path group (\*\*default\*\*) rather than the clock path group when the path ends at a timing check.

---

<b>set_min_pulse_width</b>	<ul style="list-style-type: none"> <li>[-high]</li> <li>[-low]</li> </ul> <p><i>min_width</i> <i>objects</i></p>
----------------------------	--

**-high** Set the minimum high pulse width.

**-low** Set the minimum low pulse width.

*min\_width*

**objects** List of pins, instances or clocks.

If **-low** and **-high** are not specified the minimum width applies to both high and low pulses.

---

<b>set_multicycle_path</b>	<code>[-setup] [-hold] [-rise] [-fall] [-start] [-end] [-from <i>from_list</i>] [-rise_from <i>from_list</i>] [-fall_from <i>from_list</i>] [-through <i>through_list</i>] [-rise_through <i>through_list</i>] [-fall_through <i>through_list</i>] [-to <i>to_list</i>] [-rise_to <i>to_list</i>] [-fall_to <i>to_list</i>] [-reset_path] <i>path_multiplier</i></code>
<b>-setup</b>	Set cycle count for setup checks.
<b>-hold</b>	Set cycle count for hold checks.
<b>-rise</b>	Set cycle count for rising path edges.
<b>-fall</b>	Set cycle count for falling path edges.
<b>-start</b>	Multiply the source clock period by <i>period_multiplier</i> .
<b>-end</b>	Multiply the target clock period by <i>period_multiplier</i> .
<b>-from <i>from_list</i></b>	A list of clocks, instances, ports or pins.
<b>-through <i>through_list</i></b>	A list of instances, pins or nets.

---

<code>-to <i>to_list</i></code>	A list of clocks, instances, ports or pins.
<code>-reset_path</code>	Remove any matching <code>set_false_path</code> , <code>set_multicycle_path</code> , <code>set_max_delay</code> , <code>set_min_delay</code> exceptions first.
<code>path_multiplier</code>	The number of clock periods to add to the path required time.

Normally the path between two registers or latches is assumed to take one clock cycle. The `set_multicycle_path` command overrides this assumption and allows multiple clock cycles for a timing check. See `set_false_path` for a description of allowed *from\_list*, *through\_list* and *to\_list* objects.

---

<b><code>set_operating_conditions</code></b>	<code>[-analysis_type single bc_wc on_chip_variation]</code>
	<code>[-library <i>lib</i>]</code>
	<code>[<i>condition</i>]</code>
	<code>[-min <i>min_condition</i>]</code>
	<code>[-max <i>max_condition</i>]</code>
	<code>[-min_library <i>min_lib</i>]</code>
	<code>[-max_library <i>max_lib</i>]</code>
<code>-analysis_type single</code>	Use one operating condition for min and max paths.
<code>-analysis_type bc_wc</code>	Best case, worst case analysis. Setup checks use <i>max_condition</i> for clock and data paths. Hold checks use the <i>min_condition</i> for clock and data paths.
<code>-analysis_type on_chip_variation</code>	The min and max operating conditions represent variations on the chip that can occur simultaneously. Setup checks use <i>max_condition</i> for data paths and <i>min_condition</i> for clock paths. Hold checks use <i>min_condition</i> for data paths and <i>max_condition</i> for clock paths. This is the default analysis type.
<code>-library <i>lib</i></code>	The name of the library that contains <i>condition</i> .
<i>condition</i>	The operating condition for analysis type single.
<code>-min <i>min_condition</i></code>	The operating condition to use for min paths and hold checks.
<code>-max <i>max_condition</i></code>	The operating condition to use for max paths and setup checks.
<code>-min_library <i>min_lib</i></code>	The name of the library that contains <i>min_condition</i> .
<code>-max_library <i>max_lib</i></code>	The name of the library that contains <i>max_condition</i> .

The `set_operating_conditions` command is used to specify the type of analysis performed and the operating conditions used to derate library data.

---

<b>set_output_delay</b>	<code>[-rise] [-fall] [-max] [-min] [-clock <i>clock</i>] [-clock_fall] [-reference_pin <i>ref_pin</i>] [-source_latency_included] [-network_latency_included] [-add_delay] <i>delay</i> <i>port_pin_list</i></code>
<b>-rise</b>	Set the output delay for the rising edge of the input.
<b>-fall</b>	Set the output delay for the falling edge of the input.
<b>-max</b>	Set the maximum output delay.
<b>-min</b>	Set the minimum output delay.
<b>-clock <i>clock</i></b>	The external check is to <i>clock</i> . The default clock edge is rising.
<b>-clock_fall</b>	The external check is to the falling edge of <i>clock</i> .
<b>-reference_pin <i>ref_pin</i></b>	The external check is clocked by the clock that arrives at <i>ref_pin</i> .
<b>-add_delay</b>	Add this output delay to any existing output delays.
<b><i>delay</i></b>	The external delay to the check clocked by <i>clock</i> .
<b><i>pin_port_list</i></b>	A list of pins or ports.

The `set_output_delay` command is used to specify the external delay to a setup/hold check on an output port or internal pin that is clocked by *clock*. Unless the `-add_delay` option is specified any existing output delays are replaced.

The `-reference_pin` option is used to specify a timing check with respect to the arrival on a pin in the clock network. For propagated clocks, the timing check is relative to the clock arrival time at the reference pin (the clock source latency and network latency from the clock source to the reference pin). For ideal clocks, the timing check is relative to the reference pin clock source latency. With the `-clock_fall` flag the timing check is relative to the falling edge of the reference pin. If no clocks arrive at the reference pin the `set_output_delay` command is ignored. If no `-clock` is specified the timing check is with respect to all clocks that arrive at the reference pin. The `-source_latency_included` and `-network_latency_included` options cannot be used with `-reference_pin`.

---

```
set_port_fanout_number [-min]
[-max]
fanout
ports
```

**-min** Set the min fanout.

**-max** Set the max fanout.

**fanout** The external fanout of the ports.

**port\_list** A list of ports.

Set the external fanout for *ports*.

---

```
set_power_activity [-global]
[-input]
[-input_ports ports]
[-pins pins]
[-activity activity | -density density]
[-duty duty]
[-clock clock]
```

**-global** Set the activity/duty for all non-clock pins.

**-input** Set the default input port activity/duty.

**-input\_ports** *input\_ports* Set the input port activity/duty.

**-pins** *pins* Set the pin activity/duty.

**-activity** *activity* The activity, or number of transitions per clock cycle. If *clock* is not specified the clock with the minimum period is used. If no clocks are defined an error is reported.

**-density** *density* Transitions per library time unit.

**-duty** *duty* The duty, or probability the signal is high ( $0 \leq \text{duty} \leq 1.0$ ). Defaults to 0.5.

**-clock** *clock* The clock to use for the period with **-activity**. This option is ignored if **-density** is used.

The **set\_power\_activity** command is used to set the activity and duty used for power analysis globally or for input ports or pins in the design.

The default input activity for inputs is 0.1 transitions per minimum clock period if a clock is defined or 0.0 if there are no clocks defined. The default input duty is 0.5. This is equivalent to the following command:

```
set_power_activity -input -activity 0.1 -duty 0.5
```

---

**set\_propagated\_clock** *objects*

*objects* A list of clocks, ports or pins.

The **set\_propagated\_clock** command changes a clock tree from an ideal network that has no delay one that uses calculated or back-annotated gate and interconnect delays. When *objects* is a port or pin, clock delays downstream of the object are used.

---

**set\_pvt** [-min]  
[-max]  
[-process *process*]  
[-voltage *voltage*]  
[-temperature *temperature*]  
*instances*

**-min** Set the PVT values for max delays.

**-max** Set the PVT values for min delays.

**-process *process*** A process value (float).

**-voltage *voltage*** A voltage value (float).

**-temperature *temperature*** A temperature value (float).

***instances*** A list instances.

The **set\_pvt** command sets the process, voltage and temperature values used during delay calculation for a specific instance in the design.

---

<b>set_sense</b>	<code>[-type clock data] [-positive] [-negative] [-pulse <i>pulse_type</i>] [-stop_propagation] [-clock <i>clocks</i>] <i>pins</i></code>
<b>-type clock</b>	Set the sense for clock paths.
<b>-type data</b>	Set the sense for data paths (not supported).
<b>-positive</b>	The clock sense is positive unate.
<b>-negative</b>	The clock sense is negative unate.
<b>-pulse <i>pulse_type</i></b>	<code>rise_triggered_high_pulse rise_triggered_low_pulse fall_triggered_high_pulse fall_triggered_low_pulse Not supported.</code>
<b>-stop_propagation</b>	Stop propagating <i>clocks</i> at <i>pins</i> .
<b><i>clocks</i></b>	A list of clocks to apply the sense.
<b><i>pins</i></b>	A list of pins.

---

The `set_sense` command is used to modify the propagation of a clock signal. The clock sense is set with the `-positive` and `-negative` flags. Use the `-stop_propagation` flag to stop the clock from propagating beyond a pin. The `-positive`, `-negative`, `-stop_propagation`, and `-pulse` options are mutually exclusive. If the `-clock` option is not used the command applies to all clocks that traverse *pins*. The `-pulse` option is currently not supported.

---

<b>set_timing_derate</b>	<code>[-rise] [-fall] [-early] [-late] [-clock] [-data] [-net_delay] [-cell_delay] [-cell_check] <i>derate</i> [<i>objects</i>]</code>
<b>-rise</b>	Set the derating for rising delays.
<b>-fall</b>	Set the derating for falling delays.
<b>-early</b>	Derate early (min) paths.
<b>-late</b>	Derate late (max) paths.
<b>-clock</b>	Derate paths in the clock network.
<b>-data</b>	Derate data paths.
<b>-net_delay</b>	Derate net (interconnect) delays.
<b>-cell_delay</b>	Derate cell delays.
<b>-cell_check</b>	Derate cell timing check margins.
<b><i>derate</i></b>	The derating factor to apply to delays.
<b><i>objects</i></b>	A list of instances, library cells, or nets.

The `set_timing_derate` command is used to derate delay calculation results used by the STA. If the `-early` and `-late` flags are omitted the both min and max paths are derated. If the `-clock` and `-data` flags are not used the derating both clock and data paths are derated.

Use the `unset_timing_derate` command to remove all derating factors.

---

<b>set_resistance</b>	<code>[-max] [-min] <i>resistance</i> <i>nets</i></code>
-----------------------	--

<code>-min</code>	The resistance for minimum path delay calculation.
<code>-max</code>	The resistance for maximum path delay calculation.
<code>resistance</code>	The net resistance.
<code>nets</code>	A list of nets.

---

<code>set_units</code>	<code>[-capacitance cap_unit]</code> <code>[-resistance res_unit]</code> <code>[-time time_unit]</code> <code>[-voltage voltage_unit]</code> <code>[-current current_unit]</code> <code>[-power power_unit]</code> <code>[-distance distance_unit]</code>
<code>-capacitance cap_unit</code>	The capacitance scale factor followed by 'f'.
<code>-resistance res_unit</code>	The resistance scale factor followed by 'ohm'.
<code>-time time_unit</code>	The time scale factor followed by 's'.
<code>-voltage voltage_unit</code>	The voltage scale factor followed by 'v'.
<code>-current current_unit</code>	The current scale factor followed by 'A'.
<code>-power power_unit</code>	The power scale factor followed by 'w'.

The `set_units` command is used to **check** the units used by the STA command interpreter when parsing commands and reporting results. If the current units differ from the `set_unit` value a warning is printed. Use the `set_cmd_units` command to change the command units.

Units are specified as a scale factor followed by a unit name. The scale factors are as follows.

```
M 1E+6
k 1E+3
m 1E-3
u 1E-6
n 1E-9
p 1E-12
f 1E-15
```

An example of the `set_units` command is shown below.

```
set_units -time ns -capacitance pF -current mA -voltage V -resistance kOhm
```

---

**set\_wire\_load\_min\_block\_size** *size*

The `set_wire_load_min_block_size` command is not supported.

---

**set\_wire\_load\_mode** top|enclosed|segmented

top

enclosed

segmented

The `set_wire_load_mode` command is ignored during timing but is included in SDC files that are written.

---

**set\_wire\_load\_model** -name *model\_l\_name*  
[-library *library*]  
[-max]  
[-min]  
[*objects*]

-name *model\_l\_name* The name of a wire load model.

-library *library* Library to look for *model\_l\_name*.

-max The wire load model is for maximum path delays.

-min The wire load model is for minimum path delays.

*objects* Not supported.

---

**set\_wire\_load\_selection\_group** [-library *library*]  
[-max]  
[-min]  
*group\_name*  
[*objects*]

*library* Library to look for *group\_name*.

---

---

<code>-max</code>	The wire load selection is for maximum path delays.
<code>-min</code>	The wire load selection is for minimum path delays.
<i>group_name</i>	A wire load selection group name.
<i>objects</i>	Not supported.

The `set_wire_load_selection_group` command is parsed but not supported.

---

<b>source</b>	<code>[-echo] [-verbose] <i>filename</i> [&gt; <i>log_filename</i>] [&gt;&gt; <i>log_filename</i>]</code>
<code>-echo</code>	Print each command before evaluating it.
<code>-verbose</code>	Print each command before evaluating it as well as the result it returns.
<i>filename</i>	The name of the file containing commands to read.
<code>&gt; <i>log_filename</i></code>	Redirect command output to <i>log_filename</i> .
<code>&gt;&gt; <i>log_filename</i></code>	Redirect command output and append <i>log_filename</i> .

Read STA/SDC/Tcl commands from *filename*.

The `source` command stops and reports any errors encountered while reading a file unless `sta_continue_on_error` is 1.

---

<b>suppress_msg</b>	<i>msg_ids</i>
<i>msg_ids</i>	A list of error/warning message IDs to suppress.

The `suppress_msg` command suppresses specified error/warning messages by ID. The list of message IDs can be found in *doc/messages.txt*.

---

<b>unset_case_analysis</b>	<i>port_or_pin_list</i>
<i>port_or_pin_list</i>	A list of ports or pins.

The unset\_case\_analysis command removes the constant values defined by the set\_case\_analysis command.

---

**unset\_clock\_latency** [-source]  
*objects*

---

**-source** Specifies source clock latency (clock insertion delay).

**objects** A list of clocks, pins or ports.

The unset\_clock\_latency command removes the clock latency set with the set\_clock\_latency command.

---

**unset\_clock\_transition** *clocks*

**clocks** A list of clocks.

The unset\_clock\_transition command removes the clock transition set with the set\_clock\_transition command.

---

**unset\_clock\_uncertainty** [-from|-rise\_from|-fall\_from *from\_clock*]  
[-to|-rise\_to|-fall\_to *to\_clock*]  
[-rise]  
[-fall]  
[-setup]  
[-hold]  
[*objects*]

**-from** *from\_clock*

**-to** *to\_clock*

**-rise** The uncertainty is for the rising edge of the clock.

**-fall** The uncertainty is for the falling edge of the clock.

**-setup** *uncertainty* is the setup check uncertainty.

**-hold** *uncertainty* is the hold uncertainty.

**uncertainty** Clock uncertainty.

**objects** A list of clocks, ports or pins.

The `unset_clock_uncertainty` command removes clock uncertainty defined with the `set_clock_uncertainty` command.

---

**unset\_data\_check** [-from|-rise\_from|-fall\_from *from\_object*]  
[-to|-rise\_to|-fall\_to *to\_object*]  
[-setup]  
[-hold]  
[-clock *clock*]

**-from *from\_object*** A pin used as the timing check reference.

**-to *to\_object*** A pin that the setup/hold check is applied to.

**-setup** Add a setup timing check.

**-hold** Add a hold timing check.

***clock*** The setup/hold check clock.

The `unset_clock_transition` command removes a setup or hold check defined by the `set_data_check` command.

---

**unset\_disable\_inferred\_clock\_gating *objects***

***objects*** A list of clock gating instances, clock gating pins, or clock enable pins.

The `unset_disable_inferred_clock_gating` command removes a previous `set_disable_inferred_clock_gating` command.

---

**unset\_disable\_timing** [-from *from\_port*]  
[-to *to\_port*]  
***objects***

***from\_port***

***to\_port***

***objects*** A list of instances, ports, pins, cells or [library/]cell/port.

The `unset_disable_timing` command is used to remove the effect of previous `set_disable_timing` commands.

---

<b>unset_input_delay</b>	<code>[-rise] [-fall] [-max] [-min] [-clock <i>clock</i>] [-clock_fall] <i>port_pin_list</i></code>
<code>-rise</code>	Unset the arrival time for the rising edge of the input.
<code>-fall</code>	Unset the arrival time for the falling edge of the input.
<code>-max</code>	Unset the minimum arrival time.
<code>-min</code>	Unset the maximum arrival time.
<code>clock</code>	Unset the arrival time from <i>clock</i> .
<code>-clock_fall</code>	Unset the arrival time from the falling edge of <i>clock</i>
<code>pin_port_list</code>	A list of pins or ports.

The `unset_input_delay` command removes a previously defined `set_input_delay`.

---

<b>unset_output_delay</b>	<code>[-rise] [-fall] [-max] [-min] [-clock <i>clock</i>] [-clock_fall] <i>port_pin_list</i></code>
<code>-rise</code>	This is the arrival time for the rising edge of the input.
<code>-fall</code>	This is the arrival time for the falling edge of the input.
<code>-max</code>	This is the minimum arrival time.
<code>-min</code>	This is the maximum arrival time.
<code>clock</code>	The arrival time is from this <i>clock</i> .

---

---

<i>-clock_fall</i>	The arrival time is from the falling edge of <i>clock</i>
<i>pin_port_list</i>	A list of pins or ports.

The `unset_output_delay` command removes a previously defined `set_output_delay`.

---

<b>unset_path_exceptions</b>	<code>[-setup]</code> <code>[-hold]</code> <code>[-rise]</code> <code>[-fall]</code> <code>[-from -rise_from -fall_from <i>from</i>]</code> <code>[-through -rise_through -fall_through <i>through</i>]</code> <code>[-to -rise_to -fall_to <i>to</i>]</code>
<code>-setup</code>	Unset path exceptions for setup checks.
<code>-hold</code>	Unset path exceptions for hold checks.
<code>-rise</code>	Unset path exceptions for rising path edges.
<code>-fall</code>	Unset path exceptions for falling path edges.
<code>-from <i>from</i></code>	A list of clocks, instances, ports or pins.
<code>-through <i>through</i></code>	A list of instances, pins or nets.
<code>-to <i>to</i></code>	A list of clocks, instances, ports or pins.

The `unset_path_exceptions` command removes any matching `set_false_path`, `set_multicycle_path`, `set_max_delay`, and `set_min_delay` exceptions.

---

#### **unset\_propagated\_clock objects**

<i>objects</i>	A list of clocks, ports or pins.
----------------	----------------------------------

Remove a previous `set_propagated_clock` command.

---

#### **unset\_timing\_derate**

Remove all derating factors set with the `set_timing_derate` command.

---

**unsuppress\_msg** *msg\_ids*

*msg\_ids* A list of error/warning message IDs to unsuppress.

The unsuppress\_msg command removes suppressions for the specified error/warning messages by ID. The list of message IDs can be found in *doc/messages.txt*.

---

**user\_run\_time**

Returns the total user cpu run time in seconds as a float.

---

**with\_output\_to\_variable** *var* { *commands* }

*var* The name of a variable to save the output of *commands* to.

*commands* TCL commands that the output will be redirected from.

The with\_output\_to\_variable command redirects the output of TCL commands to a variable.

---

**write\_path\_spice** -path\_args *path\_args*  
-spice\_directory *spice\_directory*  
-lib\_subckt\_file *lib\_subckts\_file*  
-model\_file *model\_file*  
-power *power*  
-ground *ground*  
[-simulator hspice|ngspice|xyce]  
*path\_args* -from|-through|-to arguments as in report\_checks.

*spice\_directory* Directory for spice to write output files.

*lib\_subckts\_file* Cell transistor level subckts.

*model\_file* Transistor model definitions .included by *spice\_file*.

*power* Voltage supply name in *voltage\_map* of the default liberty library.

*ground* Ground supply name in *voltage\_map* of the default liberty library.

**-simulator** Simulator that will read the spice netlist.

The write\_path\_spice command writes a spice netlist for timing paths. Use *path\_args* to specify -from/-through/-to as arguments to the find\_timing\_paths command. For each path, a spice netlist and the subckts referenced by the path are written in *spice\_directory*. The spice netlist is written in path\_<id>.sp and subckt file is path\_<id>.subckt.

The spice netlists used by the path are written to *subckt\_file*, which *spice\_file* .includes. The device models used by the spice subckt netlists in *model\_file* are also .included in *spice\_file*. Power and ground names are specified with the -power and -ground arguments. The spice netlist includes a piecewise linear voltage source at the input and .measure statement for each gate delay and pin slew.

Example command:

```
write_path_spice -path_args {-from "in0" -to "out1" -unconstrained} \
-spice_directory $result_dir \
-lib_subckt_file "write_spice1.subckt" \
-model_file "write_spice1.models" \
-power VDD -ground VSS
```

When the simulator is hspice, .measure statements will be added to the spice netlist.

When the simulator is Xyce, the .print statement selects the CSV format and writes the waveform data to a file name *path\_<id>.csv* so the results can be used by gnuplot.

---

```
write_sdc           [-digits digits]
                   [-gzip]
                   [-no_timestamp]
                   filename
```

*digits* The number of digits after the decimal point to report. The default is 4.

-gzip Compress the SDC with gzip.

-no\_timestamp Do not include a time and date in the SDC file.

*filename* The name of the file to write the constraints to.

Write the constraints for the design in SDC format to *filename*.

---

```
write_sdf           [-corner corner]
                   [-divider /|.] 
                   [-include_typ]
                   [-digits digits]
                   [-gzip]
                   [-no_timestamp]
                   [-no_version]
                   filename
```

*corner* Write delays for *corner*.

-divider Divider to use between hierarchy levels in pin and instance names.

---

<code>-include_typ</code>	Include a 'typ' value in the SDF triple that is the average of min and max delays to satisfy some Verilog simulators that require three values in the delay triples.
<code>-digits digits</code>	The number of digits after the decimal point to report. The default is 4.
<code>-gzip</code>	Compress the SDF using gzip.
<code>-no_timestamp</code>	Do not write a DATE statement.
<code>-no_version</code>	Do not write a VERSION statement.
<code>filename</code>	The SDF filename to write.

Write the delay calculation delays for the design in SDF format to *filename*. If -corner is not specified the min/max delays are across all corners. With -corner the min/max delays for *corner* are written. The SDF TIMESCALE is same as the time\_unit in the first liberty file read.

---

<code>write_timing_model</code>	<code>[-library_name lib_name] [-cell_name cell_name] [-corner corner] filename</code>
<code>-library_name lib_name</code>	The name to use for the liberty library. Defaults to <i>cell_name</i> .
<code>-cell_name cell_name</code>	The name to use for the liberty cell. Defaults to the top level module name.
<code>-corner corner</code>	The process corner to use for extracting the model.
<code>filename</code>	Filename for the liberty timing model.

The `write_timing_model` command constructs a liberty timing model for the current design and writes it to *filename*. *cell\_name* defaults to the cell name of the top level block in the design.

The SDC used to extract the block should include the clock definitions. If the block contains a clock network `set_propagated_clock` should be used so the clock delays are included in the timing model. The following SDC commands are ignored when building the timing model.

```
set_input_delay
set_output_delay
set_load
set_timing_derate
```

Using `set_input_transition` with the slew from the block context will be used to improve the match between the timing model and the block netlist. Paths defined on clocks that are defined on internal pins are ignored because the model has no way to include the clock definition.

The resulting timing model can be used in a hierarchical timing flow as a replacement for the block to speed up timing analysis. This hierarchical timing methodology does not handle timing exceptions that originate or terminate inside the block. The timing model includes:

```
combinational paths between inputs and outputs
setup and hold timing constraints on inputs
clock to output timing paths
```

Resistance of long wires on inputs and outputs of the block cannot be modeled in Liberty. To reduce inaccuracies from wire resistance in technologies with resistive wires place buffers on inputs and outputs.

The extracted timing model setup/hold checks are scalar (no input slew dependence). Delay timing arcs are load dependent but do not include input slew dependency.

---

<b>write_verilog</b>	<code>[-sort] [-include_pwr_gnd] [-remove_cells <i>lib_cells</i>] <i>filename</i></code>
<code>-sort</code>	Sort the instances in the netlist.
<code>-include_pwr_gnd</code>	Include power and ground pins on instances.
<code>-remove_cells <i>lib_cells</i></code>	Liberty cells to remove from the verilog netlist. Use <code>get_lib_cells</code> , a list of cells names, or a cell name with wildcards.
<code><i>filename</i></code>	Filename for the liberty library.

The `write_verilog` command writes a verilog netlist to `filename`. Use `-sort` to sort the instances so the results are reproducible across operating systems. Use `-remove_cells` to remove instances of `lib_cells` from the netlist.

## Filter Expressions

The `get_cells`, `get_pins`, `get_ports` and `get_timing_edges` functions support filtering the returned objects by property values. Supported filter expressions are shown below.

---

<code><i>property</i></code>	Return objects with <code><i>property</i></code> value equal to <code>1</code> .
<code><i>property</i>==<i>value</i></code>	Return objects with <code><i>property</i></code> value equal to <code><i>value</i></code> .
<code><i>property</i>~=<i>pattern</i></code>	Return objects with <code><i>property</i></code> value that matches <code><i>pattern</i></code> .
<code><i>property</i>!=<i>value</i></code>	Return objects with <code><i>property</i></code> value not equal to <code><i>value</i></code> .
<code><i>property</i>!~=<i>value</i></code>	Return objects with <code><i>property</i></code> value that does not match <code><i>pattern</i></code> .
<code><i>expr1</i>&amp;&amp;<i>expr2</i></code>	Return objects with <code><i>expr1</i></code> and <code><i>expr2</i></code> . <code><i>expr1</i></code> and <code><i>expr2</i></code> are one of the first three property value forms shown above.

---

**expr1||expr2**      Return objects with *expr1* or *expr2*. *expr1* and *expr2* are one of the first three property value forms shown above.

where *property* is an property supported by the `get_property` command. Note that if there are spaces in the expression it must be enclosed in quotes so that it is a single argument.

## Variables

---

**hierarchy\_separator**      Any character.

The `hierarchy_separator` separates instance names in a hierarchical instance, net, or pin name. The default value is '/'.

---

**sta\_bidirect\_net\_paths\_enabled**      0|1

When set to 0, paths from bidirectional (inout) ports back through nets are disabled. When set to 1, paths from bidirectional paths from the net back into the instance are enabled. The default value is 0.

---

**sta\_continue\_on\_error**      0|1

The `source` and `read_sdc` commands stop and report any errors encountered while reading a file unless `sta_continue_on_error` is 1. The default value is 0.

---

**sta\_crpr\_mode**      same\_pin|same\_transition

When the data and clock paths of a timing check overlap (see `sta_crpr_enabled`), pessimism is removed independent of whether of the path rise/fall transitions. When `sta_crpr_mode` is `same_transition`, the pessimism is only removed if the path rise/fall transitions are the same. The default value is `same_pin`.

---

**sta\_cond\_default\_arcs\_enabled**      0|1

When set to 0, default timing arcs with no condition (Liberty timing arcs with no "when" expression) are disabled if there are other conditional timing arcs between the same pins. The default value is 1.

---

**sta\_crpr\_enabled**      0|1

During min/max timing analysis for `on_chip_variation` the data and clock paths may overlap. For a setup check the maximum path delays are used for the data and the minimum path delays are used for the clock. Because the gates cannot simultaneously have minimum and maximum delays the timing check slack is pessimistic. This pessimism is known as Common Reconvergent Pessimism Removal, or "CRPR". Enabling CRPR slows down the analysis. The default value is 1.

---

**sta\_dynamic\_loop\_breaking**      0|1

When `sta_dynamic_loop_breaking` is 0, combinational logic loops are disabled by disabling a timing arc that closes the loop. When `sta_dynamic_loop_breaking` is 1, all paths around the loop are reported. The default value is 0.

---

**sta\_gated\_clock\_checks\_enabled** 0|1

When `sta_gated_clock_checks_enabled` is 1, clock gating setup and hold timing checks are checked. The default value is 1.

---

**sta\_input\_port\_default\_clock** 0|1

When `sta_input_port_default_clock` is 1 a default input arrival is added for input ports that do not have an arrival time specified with the `set_input_delay` command. The default value is 0.

---

**sta\_internal\_bidirect\_instance\_paths\_enabled** 0|1

When set to 0, paths from bidirectional (inout) ports back into the instance are disabled. When set to 1, paths from bidirectional ports back into the instance are enabled. The default value is 0.

---

**sta\_pocv\_enabled** 0|1

Enable parametric on chip variation using statistical timing analysis. The default value is 0.

---

**sta\_propagate\_all\_clocks** 0|1

All clocks defined after `sta_propagate_all_clocks` is set to 1 are propagated. If it is set before any clocks are defined it has the same effect as

```
set_propagated_clock [all_clocks]
```

after all clocks have been defined. The default value is 0.

---

**sta\_propagate\_gated\_clock\_enable** 0|1

When set to 1, paths of gated clock enables are propagated through the clock gating instances. If the gated clock controls sequential elements setting `sta_propagate_gated_clock_enable` to 0 prevents spurious paths from the clock enable. The default value is 1.

---

**sta\_recovery\_removal\_checks\_enabled** 0|1

When `sta_recovery_removal_checks_enabled` is 0, recovery and removal timing checks are disabled. The default value is 1.

---

<b>sta_report_default_digits</b>	integer
----------------------------------	---------

The number of digits to print after a decimal point. The default value is 2.

---

<b>sta_preset_clear_arcs_enabled</b>	0   1
--------------------------------------	-------

When set to 1, paths through asynchronous preset and clear timing arcs are searched. The default value is 0.

# Alphabetical Index

all_clocks.....	6
all_inputs.....	6
all_outputs.....	6
all_registers.....	6
check_setup.....	7
Command Line Arguments.....	1
Commands.....	6
connect_pin.....	7
create_generated_clock.....	9
create_voltage_area.....	10
current_design.....	10
current_instance.....	10
define_corners.....	11
delete_clock.....	11
delete_from_list.....	11
delete_generated_clock.....	11
delete_instance.....	11
delete_net.....	12
disconnect_pin.....	12
elapsed_run_time.....	12
Example Command Scripts.....	1
Filter Expressions.....	78
find_timing_paths.....	13
get_cells.....	14
get_clocks.....	15
get_fanin.....	16
get_fanout.....	16
get_full_name.....	17
get_lib_pins.....	18
get_libs.....	18
get_name.....	20
get_nets.....	19
get_pins.....	20
get_ports.....	21
get_property.....	21
get_timing_edges.....	24
group_path.....	25
hierarchy_separator.....	79
link_design.....	26
make_instance.....	26
make_net.....	26
Power Analysis.....	2
read_liberty.....	26
read_saif.....	27
read_sdc.....	28
read_sdf.....	28
read_spf.....	29
read_vcd.....	30
read_verilog.....	30
redirection.....	4
replace_activity_annotation.....	31
replace_cell.....	31
report_annotated_check.....	31
report_annotated_delay.....	32
report_check_types.....	36
report_checks.....	33
report_clock_latency.....	37
report_clock_min_period.....	37
report_clock_properties.....	37
report_clock_skew.....	38
report_dcalc.....	38

report_disabled_edges.....	39
report_instance.....	39
report_lib_cell.....	39
report_net.....	39
report_parasitic_annotation.....	39
report_power.....	40
report_pulse_width_checks.....	40
report_slews.....	41
report_units.....	41
report_worst_slack.....	41
set_assigned_check.....	42
set_assigned_delay.....	43
set_assigned_transition.....	43
set_case_analysis.....	44
set_clock_gating_check.....	44
set_clock_groups.....	45
set_clock_latency.....	46
set_clock_transition.....	46
set_clock_uncertainty.....	47
set_cmd_units.....	48
set_data_check.....	49
set_disable_inferred_clock_gating.....	49
set_disable_timing.....	49
set_drive.....	50
set_driving_cell.....	51
set_false_path.....	52
set_fanout_load.....	53
set_hierarchy_separator.....	53
set_ideal_latency.....	53
set_ideal_network.....	53
set_ideal_transition.....	53
set_input_delay.....	53
set_input_transition.....	55
set_level_shifter_strategy.....	55
set_level_shifter_threshold.....	55
set_load.....	55
set_logic_dc.....	56
set_logic_one.....	56
set_logic_zero.....	57
set_max_area.....	57
set_max_capacitance.....	57
set_max_delay.....	57
set_max_dynamic_power.....	58
set_max_fanout.....	58
set_max_leakage_power.....	58
set_max_time_borrow.....	58
set_max_transition.....	59
set_min_capacitance.....	59
set_min_delay.....	60
set_min_pulse_width.....	60
set_multicycle_path.....	61
set_operating_conditions.....	62
set_output_delay.....	63
set_port_fanout_number.....	64
set_power_activity.....	64
set_propagated_clock.....	65
set_pvt.....	65
set_resistance.....	67
set_sense.....	66
set_timing_derate.....	67
set_units.....	68
set_wire_load_min_block_size.....	69
set_wire_load_mode.....	69
set_wire_load_model.....	69

set_wire_load_selection_group.....	69
source.....	70
SPEF.....	29
sta_bidirect_net_paths_enabled.....	79
sta_cond_default_arcs_enabled.....	79
sta_continue_on_error.....	79
sta_crpr_enabled.....	79
sta_crpr_mode.....	79
sta_dynamic_loop_breaking.....	79
sta_gated_clock_checks_enabled.....	80
sta_input_port_default_clock.....	80
sta_internal_bidirect_instance_paths_enabled.....	80
sta_pocv_enabled.....	80
sta_preset_clear_arcs_enabled.....	81
sta_propagate_all_clocks.....	80
sta_propagate_gated_clock_enable.....	80
sta_recovery_removal_checks_enabled.....	80
sta_report_default_digits.....	81
suppress_msg.....	70
TCL Interpreter.....	3
Timing Analysis using SDF.....	2
Timing Analysis with Multiple Process Corners.....	2
unset_case_analysis.....	70
unset_clock_latency.....	71
unset_clock_transition.....	71
unset_clock_uncertainty.....	71
unset_data_check.....	72
unset_disable_inferred_clock_gating.....	72
unset_disable_timing.....	72
unset_input_delay.....	73
unset_output_delay.....	73
unset_path_exceptions.....	74
unset_propagated_clock.....	74
unset_timing_derate.....	74
unsuppress_msg.....	75
user_run_time.....	75
Variables.....	79
verilog netlist.....	31
with_output_to_variable.....	75
write_path_spice.....	75
write_sdc.....	76
write_sdf.....	76
write_timing_model.....	77
write_verilog.....	78

Version 2.6.0, Sep 23, 2024

Copyright (c) 2024, Parallax Software, Inc.

This program is free software: you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation, either version 3 of the License, or (at your option) any later version.

This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details.

You should have received a copy of the GNU General Public License along with this program. If not, see <<https://www.gnu.org/licenses/>>.