luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix max track width computation

This commit is contained in:
Matt Guthaus 2016-11-18 15:18:36 -08:00
parent fef708cffd
commit da1df1f580
1 changed files with 5 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
compiler/router/router.py
View File

@ -55,8 +55,11 @@ class router:
# contacted track spacing # contacted track spacing
via_connect = contact(self.layers, (1, 1)) via_connect = contact(self.layers, (1, 1))
self.horiz_track_width = tech.drc[str(self.horiz_layer_name)+"_to_"+str(self.horiz_layer_name)] + via_connect.width max_via_size = max(via_connect.width,via_connect.height)
self.vert_track_width = tech.drc[str(self.vert_layer_name)+"_to_"+str(self.vert_layer_name)] + via_connect.width horiz_layer_spacing = tech.drc[str(self.horiz_layer_name)+"_to_"+str(self.horiz_layer_name)]
vert_layer_spacing = tech.drc[str(self.vert_layer_name)+"_to_"+str(self.vert_layer_name)]
self.horiz_track_width = max_via_size + horiz_layer_spacing
self.vert_track_width = max_via_size + vert_layer_spacing
# This is so we can use a single resolution grid for both layers # This is so we can use a single resolution grid for both layers
self.track_width = max(self.horiz_track_width,self.vert_track_width) self.track_width = max(self.horiz_track_width,self.vert_track_width)